{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:43Z","timestamp":1750306723170,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,10,12]],"date-time":"2014-10-12T00:00:00Z","timestamp":1413072000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["287519 (parMERASA)"],"award-info":[{"award-number":["287519 (parMERASA)"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TIN2012-34557"],"award-info":[{"award-number":["TIN2012-34557"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish Ministry of Education","award":["FPU12\/05966"],"award-info":[{"award-number":["FPU12\/05966"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,10,12]]},"DOI":"10.1145\/2656045.2656063","type":"proceedings-article","created":{"date-parts":[[2014,10,14]],"date-time":"2014-10-14T12:29:24Z","timestamp":1413289764000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Parallel many-core avionics systems"],"prefix":"10.1145","author":[{"given":"Milo\u0161","family":"Pani\u0107","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya (Spain) and Barcelona Supercomputing Center (Spain)"}]},{"given":"Eduardo","family":"Qui\u00f1ones","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (Spain)"}]},{"given":"Pavel G.","family":"Zaykov","sequence":"additional","affiliation":[{"name":"Honeywell International (Czech Republic)"}]},{"given":"Carles","family":"Hernandez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (Spain)"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (Spain)"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (Spain) and Spanish National Research Council (IIIA-CSIC) (Spain)"}]}],"member":"320","published-online":{"date-parts":[[2014,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Kalray MPPA 256 Many-Core Processor http:\/\/www.kalray.eu\/products\/mppa-manycore . Kalray MPPA 256 Many-Core Processor http:\/\/www.kalray.eu\/products\/mppa-manycore ."},{"key":"e_1_3_2_1_2_1","unstructured":"NanoC: http:\/\/www.nanoc-project.eu. NanoC: http:\/\/www.nanoc-project.eu."},{"key":"e_1_3_2_1_3_1","unstructured":"Precision Timed (PRET) Machines. http:\/\/chess.eecs.berkeley.edu\/pret.  Precision Timed (PRET) Machines. http:\/\/chess.eecs.berkeley.edu\/pret."},{"key":"e_1_3_2_1_4_1","volume-title":"Avionics Application Software Standard Standard Interface, Part 1 and 4","author":"ARINC","year":"2012","unstructured":"ARINC Specification 653 : Avionics Application Software Standard Standard Interface, Part 1 and 4 , 2012 . ARINC Specification 653: Avionics Application Software Standard Standard Interface, Part 1 and 4, 2012."},{"key":"e_1_3_2_1_5_1","volume-title":"http:\/\/www.soclib.fr\/trac\/dev","author":"Soclib","year":"2012","unstructured":"Soclib , http:\/\/www.soclib.fr\/trac\/dev , 2012 . Soclib, http:\/\/www.soclib.fr\/trac\/dev, 2012."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"e_1_3_2_1_7_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W.","year":"2004","unstructured":"W. Dally and B. Towles . Principles and Practices of Interconnection Networks . Elsevier , May 2004 . W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Elsevier, May 2004."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2010.5655461"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2012.11"},{"key":"e_1_3_2_1_10_1","volume-title":"DATE","author":"Gerdes M.","year":"2012","unstructured":"M. Gerdes , et. al. Time analysable synchronisation techniques for parallelised hard real-time applications . In DATE , 2012 . M. Gerdes, et. al. Time analysable synchronisation techniques for parallelised hard real-time applications. In DATE, 2012."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2544350.2544353"},{"key":"e_1_3_2_1_12_1","volume-title":"DRAM, Disk","author":"Jacob B.","year":"2007","unstructured":"B. Jacob , et. al. Memory Systems: Cache , DRAM, Disk . Morgan Kaufmann Publishers Inc ., 2007 . B. Jacob, et. al. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann Publishers Inc., 2007."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2013.6601468"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-013-9189-x"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805821"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2009.32"},{"key":"e_1_3_2_1_17_1","unstructured":"MERASA. EU-FP7 Project: www.merasa.org.  MERASA. EU-FP7 Project: www.merasa.org ."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2012.27"},{"key":"e_1_3_2_1_19_1","volume-title":"WCET workshop","author":"Ozaktas H.","year":"2013","unstructured":"H. Ozaktas , et. al. Automatic wcet analysis of real-time parallel applications . In WCET workshop , 2013 . H. Ozaktas, et. al. Automatic wcet analysis of real-time parallel applications. In WCET workshop, 2013."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"e_1_3_2_1_22_1","volume-title":"TECS","author":"Paolieri M.","year":"2012","unstructured":"M. Paolieri , et. al. Timing effects of the memory system in real-time multicore integrated architectures: Problems and solutions . In TECS , 2012 . M. Paolieri, et. al. Timing effects of the memory system in real-time multicore integrated architectures: Problems and solutions. In TECS, 2012."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086713"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.240"},{"key":"e_1_3_2_1_25_1","unstructured":"J. Rattner. Single-chip cloud computer: An experimental many-core processor from Intel Labs.  J. Rattner. Single-chip cloud computer: An experimental many-core processor from Intel Labs."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2012.24"},{"key":"e_1_3_2_1_27_1","volume-title":"WCET workshop","author":"Rochange C.","year":"2010","unstructured":"C. Rochange , et. al. WCET analysis of a parallel 3D multigrid solver executed on the MERASA multi-core . In WCET workshop , 2010 . C. Rochange, et. al. WCET analysis of a parallel 3D multigrid solver executed on the MERASA multi-core. In WCET workshop, 2010."},{"key":"e_1_3_2_1_28_1","volume-title":"DATE","author":"Schliecker S.","year":"2010","unstructured":"S. Schliecker , et. al. Bounding the shared resource load for the performance analysis of multiprocessor systems . In DATE , 2010 . S. Schliecker, et. al. Bounding the shared resource load for the performance analysis of multiprocessor systems. In DATE, 2010."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.24"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.28"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.4018\/jertcs.2010040101"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2012.27"},{"key":"e_1_3_2_1_33_1","volume-title":"ISCA","author":"Tamir Y.","year":"1988","unstructured":"Y. Tamir and G. L. Frazier . High-performance multiqueue buffers for VLSI communication switches . In ISCA , 1988 . Y. Tamir and G. L. Frazier. High-performance multiqueue buffers for VLSI communication switches. In ISCA, 1988."},{"key":"e_1_3_2_1_34_1","volume-title":"DOC.NO. UG101","author":"Tilera Corporation","year":"2011","unstructured":"Tilera Corporation . Tile Processor , User Architecture Manual, release 2.4 , DOC.NO. UG101 , 2011 . Tilera Corporation. Tile Processor, User Architecture Manual, release 2.4, DOC.NO. UG101, 2011."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013287"}],"event":{"name":"ESWEEK'14: TENTH EMBEDDED SYSTEM WEEK","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"New Delhi India","acronym":"ESWEEK'14"},"container-title":["Proceedings of the 14th International Conference on Embedded Software"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656045.2656063","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2656045.2656063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:34Z","timestamp":1750231174000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656045.2656063"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10,12]]},"references-count":34,"alternative-id":["10.1145\/2656045.2656063","10.1145\/2656045"],"URL":"https:\/\/doi.org\/10.1145\/2656045.2656063","relation":{},"subject":[],"published":{"date-parts":[[2014,10,12]]},"assertion":[{"value":"2014-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}