{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:51Z","timestamp":1763468211455,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,10,12]],"date-time":"2014-10-12T00:00:00Z","timestamp":1413072000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,10,12]]},"DOI":"10.1145\/2656075.2656078","type":"proceedings-article","created":{"date-parts":[[2014,10,7]],"date-time":"2014-10-07T12:57:59Z","timestamp":1412686679000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["A PCM translation layer for integrated memory and storage management"],"prefix":"10.1145","author":[{"given":"Bing-Jing","family":"Chang","sequence":"first","affiliation":[{"name":"National Taiwan University Taipei, Taiwan, R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[{"name":"Institute of Information Science, Academia Sinica Taipei, Taiwan, R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Sheng","family":"Chang","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd., Emerging System Lab., Hsinchu, Taiwan, R.O.C. and National Taiwan University Taipei, Taiwan, R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[{"name":"National Taiwan University Taipei, Taiwan, R.O.C. and Research Center for Information Technology Innovation, Academia Sinica Taipei, Taiwan, R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsiang-Pang","family":"Li","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd., Emerging System Lab., Hsinchu, Taiwan, R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proc. of the PRISM-1","author":"Bian M.","year":"2013","unstructured":"M. Bian , S.-K. Yoon , and S.-D. Kim . A Memory-Disk Integrated Non-volatile Memory System with its Dual Buffering Adapter . In Proc. of the PRISM-1 , 2013 . M. Bian, S.-K. Yoon, and S.-D. Kim. A Memory-Disk Integrated Non-volatile Memory System with its Dual Buffering Adapter. In Proc. of the PRISM-1, 2013."},{"key":"e_1_3_2_1_2_1","author":"Burr G.","year":"2010","unstructured":"G. Burr , M. Breitwisch , M. Franceschini , D. Garetto , K. Gopalakrishnan , B. Jackson , B. Kurdi , C. Lam , L. A. Lastras , A. Padilla , B. Rajendran , S. Raoux , and R. S. Shenoy . Phase change memory technology. In Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures , 2010 . G. Burr, M. Breitwisch, M. Franceschini, D. Garetto, K. Gopalakrishnan, B. Jackson, B. Kurdi, C. Lam, L. A. Lastras, A. Padilla, B. Rajendran, S. Raoux, and R. S. Shenoy. Phase change memory technology. In Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures, 2010.","journal-title":"Phase change memory technology. In Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228439"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. of the CIDR","author":"Chen S.","year":"2011","unstructured":"S. Chen , P. B. Gibbons , and S. Nath . Rethinking Database Algorithms for Phase Change Memory . In Proc. of the CIDR , 2011 . S. Chen, P. B. Gibbons, and S. Nath. Rethinking Database Algorithms for Phase Change Memory. In Proc. of the CIDR, 2011."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_2_1_10_1","volume-title":"Proc. of the IEEE IMW","author":"Eilert S.","year":"2009","unstructured":"S. Eilert and et al. Phase Change Memory: A new memory enables new memory usage models . In Proc. of the IEEE IMW , 2009 . S. Eilert and et al. Phase Change Memory: A new memory enables new memory usage models. In Proc. of the IEEE IMW, 2009."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. of the SC","author":"Lee E.","year":"2011","unstructured":"E. Lee , S. Yoo , J.-E. Jang , and H. Bahn . WIPS: a write-in-place snapshot file system for storage-class memory . In Proc. of the SC , 2011 . E. Lee, S. Yoo, J.-E. Jang, and H. Bahn. WIPS: a write-in-place snapshot file system for storage-class memory. In Proc. of the SC, 2011."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2012.6232378"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.57"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2480362.2480660"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337203"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.75"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485381"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"event":{"name":"ESWEEK'14: TENTH EMBEDDED SYSTEM WEEK","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"New Delhi India","acronym":"ESWEEK'14"},"container-title":["Proceedings of the 2014 International Conference on Hardware\/Software Codesign and System Synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656075.2656078","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2656075.2656078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:34Z","timestamp":1750231174000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656075.2656078"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10,12]]},"references-count":24,"alternative-id":["10.1145\/2656075.2656078","10.1145\/2656075"],"URL":"https:\/\/doi.org\/10.1145\/2656075.2656078","relation":{},"subject":[],"published":{"date-parts":[[2014,10,12]]},"assertion":[{"value":"2014-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}