{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:43Z","timestamp":1750306723985,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,10,12]],"date-time":"2014-10-12T00:00:00Z","timestamp":1413072000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1252500, CCF-1302693"],"award-info":[{"award-number":["CCF-1252500, CCF-1302693"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,10,12]]},"DOI":"10.1145\/2656075.2656087","type":"proceedings-article","created":{"date-parts":[[2014,10,7]],"date-time":"2014-10-07T12:57:59Z","timestamp":1412686679000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["HEFT"],"prefix":"10.1145","author":[{"given":"Yong","family":"Zou","sequence":"first","affiliation":[{"name":"Colorado State University, Fort Collins, CO"}]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, CO"}]}],"member":"320","published-online":{"date-parts":[[2014,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"12","article-title":"On-Chip Communication Architectures","volume":"978","author":"Pasricha S.","year":"2008","unstructured":"S. Pasricha , and N. Dutt . \" On-Chip Communication Architectures \", Morgan Kauffman, ISBN 978-0 - 12 - 373892 -9, Apr 2008 S. Pasricha, and N. Dutt. \"On-Chip Communication Architectures\", Morgan Kauffman, ISBN 978-0-12-373892-9, Apr 2008","journal-title":"Morgan Kauffman, ISBN"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297635"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/94676"},{"key":"e_1_3_2_1_4_1","first-page":"431","article-title":"Optimizing power and performance for reliable on-chip networks","author":"Yanamandra A.","year":"2010","unstructured":"A. Yanamandra , S. Eachempati , N. Soundararajan , V. Narayanan , M. J. Irwin , R. Krishnan , \" Optimizing power and performance for reliable on-chip networks \", ASP-DAC , 2010 , pp. 431 -- 436 . A. Yanamandra, S. Eachempati, N. Soundararajan, V. Narayanan, M. J. Irwin, R. Krishnan, \"Optimizing power and performance for reliable on-chip networks\", ASP-DAC, 2010, pp.431--436.","journal-title":"ASP-DAC"},{"key":"e_1_3_2_1_5_1","first-page":"5","article-title":"Bullet Proof: a defect-tolerant CMP switch architecture","volume":"2006","author":"Constantinides K.","unstructured":"K. Constantinides , S. Plaza , J. Blome , B. Zhang , \" Bullet Proof: a defect-tolerant CMP switch architecture \", HPCA, Feb . 2006 , p. 5 -- 16 . K. Constantinides, S. Plaza, J. Blome, B. Zhang, \"Bullet Proof: a defect-tolerant CMP switch architecture\", HPCA, Feb.2006, p.5--16.","journal-title":"HPCA, Feb"},{"key":"e_1_3_2_1_6_1","first-page":"896","article-title":"Bandwidth-constrained mapping of cores onto NoC architectures","author":"Murali S.","year":"2004","unstructured":"S. Murali , G. D. Micheli , \" Bandwidth-constrained mapping of cores onto NoC architectures \", DATE , 2004 , pp. 896 -- 901 . S. Murali, G. D. Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures\", DATE, 2004, pp. 896--901.","journal-title":"DATE"},{"key":"e_1_3_2_1_7_1","first-page":"109","volume-title":"IJCIR","author":"Ascia G.","year":"2005","unstructured":"G. Ascia , V. Catania , M. Palesi , \"Mapping cores on network-on-chip \", IJCIR , 2005 , pp. 109 -- 126 . G. Ascia, V. Catania, M. Palesi, \"Mapping cores on network-on-chip\", IJCIR, 2005, pp. 109--126."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033397"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514051"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278512"},{"key":"e_1_3_2_1_14_1","volume-title":"ISQED","author":"Zou Y.","year":"2013","unstructured":"Y. Zou , S. Pasricha , \"Reliability-aware and energy-efficient synthesis of NoC based MPSoCs \", ISQED , 2013 , pp, 643--650. Y. Zou, S. Pasricha, \"Reliability-aware and energy-efficient synthesis of NoC based MPSoCs\", ISQED, 2013, pp, 643--650."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956570"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999966"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e88-c.4.509"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_19_1","first-page":"41","article-title":"Characterizing Vulnerability of Network Interfaces in Embedded Chip Multiprocessors","author":"Zou Y.","year":"2012","unstructured":"Y. Zou , Y. Xiang , S. Pasricha , \" Characterizing Vulnerability of Network Interfaces in Embedded Chip Multiprocessors \", IEEE Embedded System Letters , 2012 , pp, 41 -- 44 . Y. Zou, Y. Xiang, S. Pasricha, \"Characterizing Vulnerability of Network Interfaces in Embedded Chip Multiprocessors\", IEEE Embedded System Letters, 2012, pp, 41--44.","journal-title":"IEEE Embedded System Letters"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077695"},{"key":"e_1_3_2_1_21_1","volume-title":"IEEE Intl. Conference on Computer Design (ICCD)","author":"Chou C. L.","year":"2008","unstructured":"C. L. Chou , R. Marculescu , \"Contention-aware Application Mapping for Network-on- Chip Communication Architectures\" , IEEE Intl. Conference on Computer Design (ICCD) , 2008 , pp, 164--169. C. L. Chou, R. Marculescu, \"Contention-aware Application Mapping for Network-on-Chip Communication Architectures\", IEEE Intl. Conference on Computer Design (ICCD), 2008, pp, 164--169."},{"key":"e_1_3_2_1_22_1","unstructured":"Nirgam http:\/\/nirgam.ecs.soton.ac.uk\/  Nirgam http:\/\/nirgam.ecs.soton.ac.uk\/"},{"key":"e_1_3_2_1_23_1","volume-title":"IEEE Congress on Evolutionary Computation","author":"Ascia G.","year":"2005","unstructured":"G. Ascia , V. Catania , M. Palesi , \" An Evolutionary Approach to Network-on- Chip Mapping Problem\" , IEEE Congress on Evolutionary Computation , 2005 , pp, 112--119. G. Ascia, V. Catania, M. Palesi, \"An Evolutionary Approach to Network-on-Chip Mapping Problem\", IEEE Congress on Evolutionary Computation, 2005, pp, 112--119."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024931"},{"key":"e_1_3_2_1_25_1","volume-title":"Annual Symposium on VLSI (ISVLSI)","author":"Pirretti M.","year":"2004","unstructured":"M. Pirretti , G. M. Link , R. R. Brooks , \" Fault Tolerant Algorithms for Network-On-Chip Interconnect\", IEEE Computer society Annual Symposium on VLSI (ISVLSI) , 2004 , pp, 46--51. M. Pirretti, G. M. Link, R. R. Brooks, \"Fault Tolerant Algorithms for Network-On-Chip Interconnect\", IEEE Computer society Annual Symposium on VLSI (ISVLSI), 2004, pp, 46--51."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.47"},{"key":"e_1_3_2_1_27_1","unstructured":"Netmaker http:\/\/www-dyn.cl.cam.ac.uk\/~rdm34\/wiki\/  Netmaker http:\/\/www-dyn.cl.cam.ac.uk\/~rdm34\/wiki\/"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973017"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.90"},{"key":"e_1_3_2_1_30_1","unstructured":"Synopsys www.synopsys.com  Synopsys www.synopsys.com"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.1.2"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884487"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2063415"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878979"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950908"},{"key":"e_1_3_2_1_36_1","volume-title":"IEEE International Symposium on Quality Electronic Design (ISQED 2011","author":"Pasricha S.","year":"2011","unstructured":"S. Pasricha , Y. Zou , \" A Low Overhead Fault Tolerant Routing Scheme for 3D Networks-on-Chip\" , IEEE International Symposium on Quality Electronic Design (ISQED 2011 ), Santa Clara, CA , Mar 2011 . S. Pasricha, Y. Zou, \"A Low Overhead Fault Tolerant Routing Scheme for 3D Networks-on-Chip\", IEEE International Symposium on Quality Electronic Design (ISQED 2011), Santa Clara, CA, Mar 2011."}],"event":{"name":"ESWEEK'14: TENTH EMBEDDED SYSTEM WEEK","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"New Delhi India","acronym":"ESWEEK'14"},"container-title":["Proceedings of the 2014 International Conference on Hardware\/Software Codesign and System Synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656075.2656087","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2656075.2656087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:35Z","timestamp":1750231175000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656075.2656087"}},"subtitle":["a hybrid system-level framework for enabling energy-efficient fault-tolerance in NoC based MPSoCs"],"short-title":[],"issued":{"date-parts":[[2014,10,12]]},"references-count":36,"alternative-id":["10.1145\/2656075.2656087","10.1145\/2656075"],"URL":"https:\/\/doi.org\/10.1145\/2656075.2656087","relation":{},"subject":[],"published":{"date-parts":[[2014,10,12]]},"assertion":[{"value":"2014-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}