{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:43Z","timestamp":1750306723967,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,10,12]],"date-time":"2014-10-12T00:00:00Z","timestamp":1413072000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,10,12]]},"DOI":"10.1145\/2656075.2656090","type":"proceedings-article","created":{"date-parts":[[2014,10,7]],"date-time":"2014-10-07T12:57:59Z","timestamp":1412686679000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Improving formal timing analysis of switched ethernet by exploiting traffic stream correlations"],"prefix":"10.1145","author":[{"given":"Daniel","family":"Thiele","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Axer","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Ernst","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan R.","family":"Seyler","sequence":"additional","affiliation":[{"name":"Daimler AG, Mercedes-Benz Cars Development"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593136"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2055877"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-007-9012-7"},{"key":"e_1_3_2_1_4_1","volume-title":"Int. Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems","author":"Diemer J.","year":"2012","unstructured":"J. Diemer , P. Axer , and R. Ernst . Compositional Performance Analysis in Python with pyCPA . In Int. Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems , 2012 . J. Diemer, P. Axer, and R. Ernst. Compositional Performance Analysis in Python with pyCPA. In Int. Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems, 2012."},{"key":"e_1_3_2_1_5_1","volume-title":"Modeling of Ethernet AVB Networks for Worst-Case Timing Analysis. In MATHMOD - Vienna International Conference on Mathematical Modelling","author":"Diemer J.","year":"2012","unstructured":"J. Diemer , J. Rox , and R. Ernst . Modeling of Ethernet AVB Networks for Worst-Case Timing Analysis. In MATHMOD - Vienna International Conference on Mathematical Modelling , Vienna, Austria , 2012 . J. Diemer, J. Rox, and R. Ernst. Modeling of Ethernet AVB Networks for Worst-Case Timing Analysis. In MATHMOD - Vienna International Conference on Mathematical Modelling, Vienna, Austria, 2012."},{"key":"e_1_3_2_1_6_1","volume-title":"Formal Worst-Case Timing Analysis of Ethernet Topologies with Strict-Priority and AVB Switching. In IEEE International Symposium on Industrial Embedded Systems","author":"Diemer J.","year":"2012","unstructured":"J. Diemer , D. Thiele , and R. Ernst . Formal Worst-Case Timing Analysis of Ethernet Topologies with Strict-Priority and AVB Switching. In IEEE International Symposium on Industrial Embedded Systems , 2012 . J. Diemer, D. Thiele, and R. Ernst. Formal Worst-Case Timing Analysis of Ethernet Topologies with Strict-Priority and AVB Switching. In IEEE International Symposium on Industrial Embedded Systems, 2012."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-013-9192-2"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045088"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1740954.1741110"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2013.6648054"},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE Conference on Emerging Technologies and Factory Automation (ETFA)","author":"Li X.","year":"2010","unstructured":"X. Li , J.-L. Scharbarg , and C. Fraboul . Improving end-to-end delay upper bounds on an afdx network by integrating offsets in worst-case analysis . In IEEE Conference on Emerging Technologies and Factory Automation (ETFA) , 2010 . X. Li, J.-L. Scharbarg, and C. Fraboul. Improving end-to-end delay upper bounds on an afdx network by integrating offsets in worst-case analysis. In IEEE Conference on Emerging Technologies and Factory Automation (ETFA), 2010."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2003.1212721"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2033707.2033733"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1870980"},{"key":"e_1_3_2_1_15_1","volume-title":"Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures. In SAE World Congress","volume":"2010","author":"Rox J.","unstructured":"J. Rox and R. Ernst . Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures. In SAE World Congress , volume System Level Architecture Design Tools and Methods (AE318), 2010 . J. Rox and R. Ernst. Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures. In SAE World Congress, volume System Level Architecture Design Tools and Methods (AE318), 2010."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450177"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2555692.2555717"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858698"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01088593"}],"event":{"name":"ESWEEK'14: TENTH EMBEDDED SYSTEM WEEK","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"New Delhi India","acronym":"ESWEEK'14"},"container-title":["Proceedings of the 2014 International Conference on Hardware\/Software Codesign and System Synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656075.2656090","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2656075.2656090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:35Z","timestamp":1750231175000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656075.2656090"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10,12]]},"references-count":19,"alternative-id":["10.1145\/2656075.2656090","10.1145\/2656075"],"URL":"https:\/\/doi.org\/10.1145\/2656075.2656090","relation":{},"subject":[],"published":{"date-parts":[[2014,10,12]]},"assertion":[{"value":"2014-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}