{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:25:24Z","timestamp":1766298324347,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,10,12]],"date-time":"2014-10-12T00:00:00Z","timestamp":1413072000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004965","name":"Sixth Framework Programme","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004965","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Embecosm"},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/K502996\/1"],"award-info":[{"award-number":["EP\/K502996\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,10,12]]},"DOI":"10.1145\/2656106.2656108","type":"proceedings-article","created":{"date-parts":[[2014,10,14]],"date-time":"2014-10-14T12:29:24Z","timestamp":1413289764000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["A high-level model of embedded flash energy consumption"],"prefix":"10.1145","author":[{"given":"James","family":"Pallister","sequence":"first","affiliation":[{"name":"University of Bristol"}]},{"given":"Kerstin","family":"Eder","sequence":"additional","affiliation":[{"name":"University of Bristol"}]},{"given":"Simon J.","family":"Hollis","sequence":"additional","affiliation":[{"name":"University of Bristol"}]},{"given":"Jeremy","family":"Bennett","sequence":"additional","affiliation":[{"name":"Embecosm"}]}],"member":"320","published-online":{"date-parts":[[2014,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume-title":"Proceedings of 2nd Workshop on Optimizations for DSP and Embedded Systems","author":"Aa Tom Vander","year":"2004","unstructured":"Tom Vander Aa , Murali Jayapala , Francisco Barat , Henk Corp oraal, Francky Catthoor , and Geert Deconinck . Instruction and Data Memory Energy Trade-off using a High-level Model Steering the Loop Merging Transformations . In Proceedings of 2nd Workshop on Optimizations for DSP and Embedded Systems , pages 1 -- 7 , 2004 . Tom Vander Aa, Murali Jayapala, Francisco Barat, Henk Corporaal, Francky Catthoor, and Geert Deconinck. Instruction and Data Memory Energy Trade-off using a High-level Model Steering the Loop Merging Transformations. In Proceedings of 2nd Workshop on Optimizations for DSP and Embedded Systems, pages 1--7, 2004."},{"key":"e_1_3_2_1_2_1","volume-title":"Nonvolatile Memory Technologies with Emphasis on Flash","author":"Abari R.","year":"2008","unstructured":"R. Abari , S. Basu , T. Chen , A. Chatterjee , S. Farshchi , T. G. Croda , R. J. Herrick , B. M. Hammerli , M. S. Newman , and S. V. Kartalopoulos . Nonvolatile Memory Technologies with Emphasis on Flash . IEEE Press Series on Microelectronic Systems. John Wiley & Sons , Inc., Hoboken, NJ, USA, 1 st edition, dec, 2008 . R. Abari, S. Basu, T. Chen, A. Chatterjee, S. Farshchi, T. G. Croda, R. J. Herrick, B. M. Hammerli, M. S. Newman, and S. V. Kartalopoulos. Nonvolatile Memory Technologies with Emphasis on Flash. IEEE Press Series on Microelectronic Systems. John Wiley & Sons, Inc., Hoboken, NJ, USA, 1st edition, dec, 2008.","edition":"1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/291006.291036"},{"key":"e_1_3_2_1_4_1","volume-title":"Page-erasable flash memory","author":"Cavaleri Paola","year":"2004","unstructured":"Paola Cavaleri , Bruno Leconte , S\u00e9bastien Zink , and Jean Devin . Page-erasable flash memory , 2004 . Paola Cavaleri, Bruno Leconte, S\u00e9bastien Zink, and Jean Devin. Page-erasable flash memory, 2004."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989055"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502246"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2008.4542403"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/942792.943095"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/301631.301633"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878945"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES.2009.5383317"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367052"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/783060.783071"},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"International Symposium on Applications of Ferro-electrics","author":"Kato Yoshihisa","year":"2010","unstructured":"Yoshihisa Kato , Hiroyuki Tanaka , Kazunori Isogail , Kazuhiro Kaibaral , Yukihiro Kaneko , Yasuhiro Shimadal , Matt Brubaker , Jolanta Celinska , Larry D. Mcmillan , and Carlos A . Paz De Araujo. Embedded FeRAM Challenges in the 65-nm Technology Node and Beyond . In International Symposium on Applications of Ferro-electrics , pages 1 -- 4 . IEEE, 2010 . Yoshihisa Kato, Hiroyuki Tanaka, Kazunori Isogail, Kazuhiro Kaibaral, Yukihiro Kaneko, Yasuhiro Shimadal, Matt Brubaker, Jolanta Celinska, Larry D. Mcmillan, and Carlos A. Paz De Araujo. Embedded FeRAM Challenges in the 65-nm Technology Node and Beyond. In International Symposium on Applications of Ferro-electrics, pages 1--4. IEEE, 2010."},{"key":"e_1_3_2_1_15_1","first-page":"663","volume-title":"IEEE Workshop on Signal Processing Systems","author":"Kim H. S.","year":"2000","unstructured":"H. S. Kim , Mary Jane Irwin , N. Vijaykrishnan , and M. Kandemir . Effect of compiler optimizations on memory energy . In IEEE Workshop on Signal Processing Systems , pages 663 -- 672 . IEEE, 2000 . H. S. Kim, Mary Jane Irwin, N. Vijaykrishnan, and M. Kandemir. Effect of compiler optimizations on memory energy. In IEEE Workshop on Signal Processing Systems, pages 663--672. IEEE, 2000."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2249557"},{"key":"e_1_3_2_1_17_1","volume-title":"BEEBS: Open Benchmarks for Energy Measurements on Embedded Platforms","author":"Pallister James","year":"2013","unstructured":"James Pallister , Simon Hollis , and Jeremy Bennett . BEEBS: Open Benchmarks for Energy Measurements on Embedded Platforms . 2013 . James Pallister, Simon Hollis, and Jeremy Bennett. BEEBS: Open Benchmarks for Energy Measurements on Embedded Platforms. 2013."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/556628.838096"},{"key":"e_1_3_2_1_19_1","volume-title":"Renesas Electronics Develops Industry's First 28nm Embedded Flash Memory Technology for Microcontrollers","author":"Electronics Renesas","year":"2014","unstructured":"Renesas Electronics . Renesas Electronics Develops Industry's First 28nm Embedded Flash Memory Technology for Microcontrollers , 2014 . Renesas Electronics. Renesas Electronics Develops Industry's First 28nm Embedded Flash Memory Technology for Microcontrollers, 2014."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502252"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of PATMOS","author":"Steinke Stefan","year":"2001","unstructured":"Stefan Steinke , Markus Knauer , Lars Wehmeyer , and Peter Marwedel . An accurate and fine grain instruction-level energy model supporting software optimizations . In Proceedings of PATMOS , 2001 . Stefan Steinke, Markus Knauer, Lars Wehmeyer, and Peter Marwedel. An accurate and fine grain instruction-level energy model supporting software optimizations. In Proceedings of PATMOS, 2001."},{"volume-title":"High density NAND flash memories","year":"2005","key":"e_1_3_2_1_22_1","unstructured":"STMicroelectronics. High density NAND flash memories , 2005 . STMicroelectronics. High density NAND flash memories, 2005."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01130407"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016748"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/2391451.2391464"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/646788.703900"}],"event":{"name":"ESWEEK'14: TENTH EMBEDDED SYSTEM WEEK","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"New Delhi India","acronym":"ESWEEK'14"},"container-title":["Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656106.2656108","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2656106.2656108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:36Z","timestamp":1750231176000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656106.2656108"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10,12]]},"references-count":27,"alternative-id":["10.1145\/2656106.2656108","10.1145\/2656106"],"URL":"https:\/\/doi.org\/10.1145\/2656106.2656108","relation":{},"subject":[],"published":{"date-parts":[[2014,10,12]]},"assertion":[{"value":"2014-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}