{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,22]],"date-time":"2025-12-22T22:08:37Z","timestamp":1766441317535,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,10,12]],"date-time":"2014-10-12T00:00:00Z","timestamp":1413072000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["247846"],"award-info":[{"award-number":["247846"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"name":"UltrasoundToGo project from Nano-Tera.ch with Swiss Confederation financing"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,10,12]]},"DOI":"10.1145\/2656106.2656112","type":"proceedings-article","created":{"date-parts":[[2014,10,14]],"date-time":"2014-10-14T12:29:24Z","timestamp":1413289764000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["AdaPNet"],"prefix":"10.1145","author":[{"given":"Lars","family":"Schor","sequence":"first","affiliation":[{"name":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland"}]},{"given":"Iuliana","family":"Bacivarov","sequence":"additional","affiliation":[{"name":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland"}]},{"given":"Hoeseok","family":"Yang","sequence":"additional","affiliation":[{"name":"Ajou University, Suwon, South Korea"}]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[{"name":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2014,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/324133.324234"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2555754.2555774"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2212908.2212932"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"MMCS","author":"Fedorova A.","year":"2008","unstructured":"A. Fedorova : A Scheduling Infrastructure for a Many-Core Hypervisor . In MMCS , pages 1 -- 7 , 2008 . A. Fedorova et al. Cypress: A Scheduling Infrastructure for a Many-Core Hypervisor. In MMCS, pages 1--7, 2008."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1765712.1765736"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168877"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2009.5336828"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.39"},{"key":"e_1_3_2_1_9_1","first-page":"108","volume-title":"ISSCC","author":"Howard J.","year":"2010","unstructured":"J. Howard A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS . In ISSCC , pages 108 -- 109 , 2010 . J. Howard et al. A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS. In ISSCC, pages 108--109, 2010."},{"key":"e_1_3_2_1_10_1","first-page":"471","volume-title":"IFIP","author":"Kahn G.","year":"1974","unstructured":"G. Kahn . The Semantics of a Simple Language for Parallel Programming . In IFIP , pages 471 -- 475 , 1974 . G. Kahn. The Semantics of a Simple Language for Parallel Programming. In IFIP, pages 471--475, 1974."},{"key":"e_1_3_2_1_11_1","first-page":"69","volume-title":"PPoPP","author":"L\u00ea N. M.","year":"2013","unstructured":"N. M. L\u00ea Correct and Efficient Work-stealing for Weak Memory Models . In PPoPP , pages 69 -- 80 , 2013 . N. M. L\u00ea et al. Correct and Efficient Work-stealing for Weak Memory Models. In PPoPP, pages 69--80, 2013."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380465"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2013.35"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1903"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380422"},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"CASES","author":"Schor L.","year":"2013","unstructured":"L. Schor Expandable Process Networks to Efficiently Specify and Explore Task, Data, and Pipeline Parallelism . In CASES , pages 5: 1 -- 5 :10, 2013 . L. Schor et al. Expandable Process Networks to Efficiently Specify and Explore Task, Data, and Pipeline Parallelism. In CASES, pages 5:1--5:10, 2013."},{"key":"e_1_3_2_1_18_1","first-page":"144","volume-title":"SAMOS","author":"Stulova A.","year":"2012","unstructured":"A. Stulova Throughput Driven Transformations of Synchronous Data Flows for Mapping to Heterogeneous MPSoCs . In SAMOS , pages 144 -- 151 , 2012 . A. Stulova et al. Throughput Driven Transformations of Synchronous Data Flows for Mapping to Heterogeneous MPSoCs. In SAMOS, pages 144--151, 2012."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854313"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488944"}],"event":{"name":"ESWEEK'14: TENTH EMBEDDED SYSTEM WEEK","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"New Delhi India","acronym":"ESWEEK'14"},"container-title":["Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656106.2656112","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2656106.2656112","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:36Z","timestamp":1750231176000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656106.2656112"}},"subtitle":["adapting process networks in response to resource variations"],"short-title":[],"issued":{"date-parts":[[2014,10,12]]},"references-count":20,"alternative-id":["10.1145\/2656106.2656112","10.1145\/2656106"],"URL":"https:\/\/doi.org\/10.1145\/2656106.2656112","relation":{},"subject":[],"published":{"date-parts":[[2014,10,12]]},"assertion":[{"value":"2014-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}