{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:44Z","timestamp":1750306724793,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,10,12]],"date-time":"2014-10-12T00:00:00Z","timestamp":1413072000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,10,12]]},"DOI":"10.1145\/2656106.2656125","type":"proceedings-article","created":{"date-parts":[[2014,10,14]],"date-time":"2014-10-14T12:29:24Z","timestamp":1413289764000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Retargetable automatic generation of compound instructions for CGRA based reconfigurable processor applications"],"prefix":"10.1145","author":[{"given":"Narasinga Rao","family":"Miniskar","sequence":"first","affiliation":[{"name":"SAIT, Samsung R&D Institute-Bengaluru, India"}]},{"given":"Soma","family":"Kohli","sequence":"additional","affiliation":[{"name":"SAIT, Samsung R&D Institute-Bengaluru, India"}]},{"given":"Haewoo","family":"Park","sequence":"additional","affiliation":[{"name":"SAIT, Samsung Electronics Giheung, Korea"}]},{"given":"Donghoon","family":"Yoo","sequence":"additional","affiliation":[{"name":"SAIT, Samsung Electronics Giheung, Korea"}]}],"member":"320","published-online":{"date-parts":[[2014,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Gnu gcc: http:\/\/gcc.gnu.org.  Gnu gcc: http:\/\/gcc.gnu.org."},{"key":"e_1_3_2_1_2_1","unstructured":"Opengl: http:\/\/www.opengl.org.  Opengl: http:\/\/www.opengl.org."},{"volume-title":"draft itu-t recommendation and final draft international standard of joint video specification (itu-t rec. h.264 --- iso\/iec 14496-10 avc), document jvt-g050r1","year":"2003","key":"e_1_3_2_1_3_1","unstructured":"Joint video team of itu-t and iso\/iec jtc 1 , draft itu-t recommendation and final draft international standard of joint video specification (itu-t rec. h.264 --- iso\/iec 14496-10 avc), document jvt-g050r1 , 2003 . Joint video team of itu-t and iso\/iec jtc 1, draft itu-t recommendation and final draft international standard of joint video specification (itu-t rec. h.264 --- iso\/iec 14496-10 avc), document jvt-g050r1, 2003."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGames.2012.6314565"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2103380.2103445"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168918.1168875"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508158"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951730"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435296"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681456"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967699"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1017\/S0960129501003577"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/11532378_2"},{"key":"e_1_3_2_1_16_1","volume-title":"High Performance Graphics","author":"Lee W. J.","year":"2011","unstructured":"W. J. Lee , S.-O. Woo , K.-T. Kwon , S.-J. Son , K.-J. Min , S.-Y. Jung , C.-M. Park , and S.-H. Lee . A scalable gpu architecture based on dynamically reconfigurable embedded processor . In High Performance Graphics , Aug. 2011 . W. J. Lee, S.-O. Woo, K.-T. Kwon, S.-J. Son, K.-J. Min, S.-Y. Jung, C.-M. Park, and S.-H. Lee. A scalable gpu architecture based on dynamically reconfigurable embedded processor. In High Performance Graphics, Aug. 2011."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.27"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1025998"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629433"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412158"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/356698.356702"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1786054.1786074"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.10"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/321921.321925"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442116.2442120"},{"key":"e_1_3_2_1_27_1","first-page":"328","volume-title":"Architectures and Processors, 2007. ASAP. IEEE International Conf. on","author":"Wolinski C.","year":"2007","unstructured":"C. Wolinski and K. Kuchcinski . Identification of application specific instructions based on sub-graph isomorphism constraints. In Application -specific Systems , Architectures and Processors, 2007. ASAP. IEEE International Conf. on , pages 328 -- 333 , 2007 . C. Wolinski and K. Kuchcinski. Identification of application specific instructions based on sub-graph isomorphism constraints. In Application -specific Systems, Architectures and Processors, 2007. ASAP. IEEE International Conf. on, pages 328--333, 2007."}],"event":{"name":"ESWEEK'14: TENTH EMBEDDED SYSTEM WEEK","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"New Delhi India","acronym":"ESWEEK'14"},"container-title":["Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656106.2656125","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2656106.2656125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:36Z","timestamp":1750231176000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656106.2656125"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10,12]]},"references-count":26,"alternative-id":["10.1145\/2656106.2656125","10.1145\/2656106"],"URL":"https:\/\/doi.org\/10.1145\/2656106.2656125","relation":{},"subject":[],"published":{"date-parts":[[2014,10,12]]},"assertion":[{"value":"2014-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}