{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T06:49:21Z","timestamp":1764053361708,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,10,12]],"date-time":"2014-10-12T00:00:00Z","timestamp":1413072000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,10,12]]},"DOI":"10.1145\/2656106.2656130","type":"proceedings-article","created":{"date-parts":[[2014,10,14]],"date-time":"2014-10-14T12:29:24Z","timestamp":1413289764000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["The improbable but highly appropriate marriage of 3D stacking and neuromorphic accelerators"],"prefix":"10.1145","author":[{"given":"Bilel","family":"Belhadj","sequence":"first","affiliation":[{"name":"CEA, Leti, GRENOBLE cedex, France"}]},{"given":"Alexandre","family":"Valentian","sequence":"additional","affiliation":[{"name":"CEA, Leti, GRENOBLE cedex, France"}]},{"given":"Pascal","family":"Vivet","sequence":"additional","affiliation":[{"name":"CEA, Leti, GRENOBLE cedex, France"}]},{"given":"Marc","family":"Duranton","sequence":"additional","affiliation":[{"name":"CEA, Leti, GRENOBLE cedex, France"}]},{"given":"Liqiang","family":"He","sequence":"additional","affiliation":[{"name":"INRIA, d'Estienne d'Orves, Palaiseau, France"}]},{"given":"Olivier","family":"Temam","sequence":"additional","affiliation":[{"name":"INRIA, d'Estienne d'Orves, Palaiseau, France"}]}],"member":"320","published-online":{"date-parts":[[2014,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485923"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICWSI.1993.255272"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2012.6248110"},{"key":"e_1_3_2_1_6_1","volume-title":"Hybrid memory cube specification 1. 0","author":"H. Consortium","year":"2012","unstructured":"H. Consortium . Hybrid memory cube specification 1. 0 . 2012 . H. Consortium. Hybrid memory cube specification 1. 0. 2012."},{"issue":"2","key":"e_1_3_2_1_7_1","first-page":"1","volume":"9","author":"Dubey P.","year":"2005","unstructured":"P. Dubey . Recognition, Mining and Synthesis Moves Computers to the Era of Tera. Technology@ IntelMagazine , 9 ( 2 ): 1 -- 10 , 2005 . P. Dubey. Recognition, Mining and Synthesis Moves Computers to the Era of Tera. Technology@IntelMagazine, 9(2):1--10, 2005.","journal-title":"IntelMagazine"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2011.5981829"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/11550822_43"},{"key":"e_1_3_2_1_12_1","volume-title":"IEEE International Solid-State Circuits Conference","author":"Koyanagi M.","year":"2001","unstructured":"M. Koyanagi , Y. Nakagawa , W. K, W. Lee , T. Nakamura , Y. Yamada , K. Inamura , K. Park , and H. Kurino . Neuromorphic vision chip fabricated using three-dimensional integration technology . IEEE International Solid-State Circuits Conference , 2001 . M. Koyanagi, Y. Nakagawa, W. K, W. Lee, T. Nakamura, Y. Yamada, K. Inamura, K. Park, and H. Kurino. Neuromorphic vision chip fabricated using three-dimensional integration technology. IEEE International Solid-State Circuits Conference, 2001."},{"key":"e_1_3_2_1_13_1","volume-title":"Advances in Neural Information Processing Systems","author":"Krizhevsky A.","year":"2012","unstructured":"A. Krizhevsky , I. Sutskever , and G. Hinton . Imagenet classification with deep convolutional neural networks . In Advances in Neural Information Processing Systems , 2012 . A. Krizhevsky, I. Sutskever, and G. Hinton. Imagenet classification with deep convolutional neural networks. In Advances in Neural Information Processing Systems, 2012."},{"key":"e_1_3_2_1_14_1","volume-title":"Introducing qualcomm zeroth processors: Brain-inspired computing","author":"Kumar S.","year":"2013","unstructured":"S. Kumar . Introducing qualcomm zeroth processors: Brain-inspired computing . 2013 . S. Kumar. Introducing qualcomm zeroth processors: Brain-inspired computing. 2013."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273496.1273556"},{"key":"e_1_3_2_1_16_1","volume-title":"Building High-level Features Using Large Scale Unsupervised Learning. In International Conference on Machine Learning","author":"Le Q. V.","year":"2012","unstructured":"Q. V. Le , M. Ranzato , R. Monga , M. Devin , K. Chen , G. S. Corrado , J. Dean , and A. Y. Ng . Building High-level Features Using Large Scale Unsupervised Learning. In International Conference on Machine Learning , Edinburgh , June 2012 . Q. V. Le, M. Ranzato, R. Monga, M. Devin, K. Chen, G. S. Corrado, J. Dean, and A. Y. Ng. Building High-level Features Using Large Scale Unsupervised Learning. In International Conference on Machine Learning, Edinburgh, June 2012."},{"issue":"86","key":"e_1_3_2_1_17_1","first-page":"2278","volume":"11","author":"LeCun Y.","year":"1998","unstructured":"Y. LeCun , L. Bottou , Y. Bengio , and P. Haffner . Gradient-Based Learning Applied to Document Recognition. Proceedings of the IEEE , 11 ( 86 ): 2278 -- 2324 , 1998 . Y. LeCun, L. Bottou, Y. Bengio, and P. Haffner. Gradient-Based Learning Applied to Document Recognition. Proceedings of the IEEE, 11(86):2278--2324, 1998.","journal-title":"Gradient-Based Learning Applied to Document Recognition. Proceedings of the IEEE"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696265"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pcbi.0030031"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055294"},{"key":"e_1_3_2_1_21_1","volume-title":"International Joint Conference on Neural Networks","author":"Roclin D.","year":"2013","unstructured":"D. Roclin , O. Bichler , C. Gamrat , S. Thorpe , and J. Klein . Design study of efficient digital order-based stdp neuron implementations for extracting temporal features . In International Joint Conference on Neural Networks , 2013 . D. Roclin, O. Bichler, C. Gamrat, S. Thorpe, and J. Klein. Design study of efficient digital order-based stdp neuron implementations for extracting temporal features. In International Joint Conference on Neural Networks, 2013."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2007.56"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337200"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155640"},{"key":"e_1_3_2_1_25_1","volume-title":"Three- dimensional integrated circuit design. EDA, Design and Microarchitectures (Integrated Circuits and Sys- tems)","author":"Xie Y.","year":"2009","unstructured":"Y. Xie , Y. Chen , G. Sun , and J. Ouyang . Three- dimensional integrated circuit design. EDA, Design and Microarchitectures (Integrated Circuits and Sys- tems) , 2009 . Y. Xie, Y. Chen, G. Sun, and J. Ouyang. Three- dimensional integrated circuit design. EDA, Design and Microarchitectures (Integrated Circuits and Sys- tems), 2009."}],"event":{"name":"ESWEEK'14: TENTH EMBEDDED SYSTEM WEEK","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"New Delhi India","acronym":"ESWEEK'14"},"container-title":["Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656106.2656130","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2656106.2656130","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:36Z","timestamp":1750231176000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656106.2656130"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10,12]]},"references-count":25,"alternative-id":["10.1145\/2656106.2656130","10.1145\/2656106"],"URL":"https:\/\/doi.org\/10.1145\/2656106.2656130","relation":{},"subject":[],"published":{"date-parts":[[2014,10,12]]},"assertion":[{"value":"2014-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}