{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:45Z","timestamp":1750306725823,"version":"3.41.0"},"reference-count":55,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T00:00:00Z","timestamp":1424131200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"E. C. Marie Curie Fellowship contract MEST-CT-2004-504767"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2015,3,25]]},"abstract":"<jats:p>Software applications use dynamic memory (allocated and deallocated in the system's heap) to handle dynamism in their working conditions. Embedded systems tend to include complex memory organizations but most techniques for dynamic memory management do not deal with the placement of data objects in physical memory modules. Additionally, the performance of hardware-controlled cache memories may be severely hindered when used with linked data structures. We therefore present a methodology to map dynamic data on the multilevel memory subsystem of embedded systems, taking advantage of any available memories (e.g., on-chip SRAMs) and avoiding interference with the cache memories. The resulting data placement uses an exclusive memory model and is compatible with existing techniques for managing static data. Our methodology helps the designer achieve reductions in energy consumption and execution time that can be obtained by an expert in an automated way while keeping control over the process through multiple configuration knobs.<\/jats:p>","DOI":"10.1145\/2656208","type":"journal-article","created":{"date-parts":[[2015,2,18]],"date-time":"2015-02-18T13:24:05Z","timestamp":1424265845000},"page":"1-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Placement of Linked Dynamic Data Structures over Heterogeneous Memories in Embedded Systems"],"prefix":"10.1145","volume":"14","author":[{"given":"Miguel","family":"Pe\u00f3n-quir\u00f3s","sequence":"first","affiliation":[{"name":"Complutense University of Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandros","family":"Bartzas","sequence":"additional","affiliation":[{"name":"ECE School, Natl. Tech. Univ. of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stylianos","family":"Mamagkakis","sequence":"additional","affiliation":[{"name":"Samsung Semiconductor Europe GmbH, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"IMEC vzw, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 Manuel","family":"Mend\u00edas","sequence":"additional","affiliation":[{"name":"Complutense University of Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"ECE School, Natl. Tech. Univ. of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,2,17]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the PACS.","author":"Absar Mohammed Javed","year":"2004","unstructured":"Mohammed Javed Absar , Francesco Poletti , Paul Marchal , Francky Catthoor , and Luca Benini . 2004 . Fast and power-efficient dynamic data-layout with DMA-capable memories . In Proceedings of the PACS. Mohammed Javed Absar, Francesco Poletti, Paul Marchal, Francky Catthoor, and Luca Benini. 2004. Fast and power-efficient dynamic data-layout with DMA-capable memories. In Proceedings of the PACS."},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.5555\/370049.370401"},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_1","DOI":"10.1109\/LES.2011.2146228"},{"unstructured":"ARM. 2011. Cortex-A15 Technical Reference Manual Rev. r2p0. ARM.  ARM. 2011. Cortex-A15 Technical Reference Manual Rev. r2p0. ARM.","key":"e_1_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_5_1","DOI":"10.1145\/1142155.1142165"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1145\/502217.502223"},{"doi-asserted-by":"publisher","key":"e_1_2_1_7_1","DOI":"10.1016\/j.jss.2008.08.032"},{"doi-asserted-by":"publisher","key":"e_1_2_1_8_1","DOI":"10.1145\/774789.774805"},{"doi-asserted-by":"publisher","key":"e_1_2_1_9_1","DOI":"10.1016\/j.jss.2010.01.001"},{"doi-asserted-by":"publisher","key":"e_1_2_1_10_1","DOI":"10.1145\/335043.335044"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1145\/356989.357000"},{"doi-asserted-by":"publisher","key":"e_1_2_1_12_1","DOI":"10.1145\/378795.378821"},{"unstructured":"Gilles Brassard and T. Bratley. 1996. Fundamentals of Algorithmics (1st (Spanish) ed.). Prentice Hall 227--230.   Gilles Brassard and T. Bratley. 1996. Fundamentals of Algorithmics (1st (Spanish) ed.). Prentice Hall 227--230.","key":"e_1_2_1_13_1"},{"volume-title":"Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design","author":"Catthoor Francky","unstructured":"Francky Catthoor , Sven Wuytack , G. E. de Greef , Florin Banica , Lode Nachtergaele , and Arnout Vandecappelle . 1998. Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design . Kluwer Academic Publishers . Francky Catthoor, Sven Wuytack, G. E. de Greef, Florin Banica, Lode Nachtergaele, and Arnout Vandecappelle. 1998. Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design. Kluwer Academic Publishers.","key":"e_1_2_1_14_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1145\/301618.301635"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1109\/TVLSI.2006.871759"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1109\/TVLSI.2004.824303"},{"volume-title":"Connecting E-dreams to deep-submicron realities","author":"Man Hugo De","unstructured":"Hugo De Man . 2004. Connecting E-dreams to deep-submicron realities . In Proceedings of PATMOS. Springer . DOI:http:\/\/dx.doi.org\/10.1007\/b100662 10.1007\/b100662 Hugo De Man. 2004. Connecting E-dreams to deep-submicron realities. In Proceedings of PATMOS. Springer. DOI:http:\/\/dx.doi.org\/10.1007\/b100662","key":"e_1_2_1_18_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.5555\/1233791.1233799"},{"key":"e_1_2_1_20_1","first-page":"1","article-title":"Quantifying the impact of input data sets on program behavior and its applications","volume":"5","author":"Eeckhout Lieven","year":"2003","unstructured":"Lieven Eeckhout , H. Vandierendonck , and Koen De Bosschere . 2003 . Quantifying the impact of input data sets on program behavior and its applications . Journal of Instruction-Level Parallelism 5 (2003), 1 -- 33 . Lieven Eeckhout, H. Vandierendonck, and Koen De Bosschere. 2003. Quantifying the impact of input data sets on program behavior and its applications. Journal of Instruction-Level Parallelism 5 (2003), 1--33.","journal-title":"Journal of Instruction-Level Parallelism"},{"doi-asserted-by":"publisher","key":"e_1_2_1_21_1","DOI":"10.1145\/367390.367400"},{"key":"e_1_2_1_22_1","volume-title":"Design Patterns: Elements of Reusable Object-Oriented Software","author":"Gamma Erich","year":"1995","unstructured":"Erich Gamma , Richard Helm , Ralph Johnson , and John Vlissides . 1995 . Design Patterns: Elements of Reusable Object-Oriented Software . Addison-Wesley . Erich Gamma, Richard Helm, Ralph Johnson, and John Vlissides. 1995. Design Patterns: Elements of Reusable Object-Oriented Software. Addison-Wesley."},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of SPS-DARTS. 143--146","author":"Geelen Bert","year":"2005","unstructured":"Bert Geelen , Erik Brockmeyer , Bart Durinck , Gauthier Lafruit , and Rudy Lauwereins . 2005 . Alleviating memory bottlenecks by software-controlled data transfers in a data-parallel wavelet transform on a multicore DSP . In Proceedings of SPS-DARTS. 143--146 . Bert Geelen, Erik Brockmeyer, Bart Durinck, Gauthier Lafruit, and Rudy Lauwereins. 2005. Alleviating memory bottlenecks by software-controlled data transfers in a data-parallel wavelet transform on a multicore DSP. In Proceedings of SPS-DARTS. 143--146."},{"doi-asserted-by":"publisher","key":"e_1_2_1_24_1","DOI":"10.1145\/1455229.1455232"},{"doi-asserted-by":"publisher","key":"e_1_2_1_25_1","DOI":"10.1016\/j.sysarc.2010.10.002"},{"doi-asserted-by":"publisher","key":"e_1_2_1_26_1","DOI":"10.1145\/1023720.1023739"},{"unstructured":"HP Labs. 2008. CACTI 5.3. Retrieved from http:\/\/quid.hpl.hp.com:9081\/cacti\/.  HP Labs. 2008. CACTI 5.3. Retrieved from http:\/\/quid.hpl.hp.com:9081\/cacti\/.","key":"e_1_2_1_27_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_28_1","DOI":"10.1145\/1689239.1689247"},{"volume-title":"Low Power Double Data Rate 2 (LPDDR2) - JESD209-2E","author":"JEDEC.","unstructured":"JEDEC. 2011. Low Power Double Data Rate 2 (LPDDR2) - JESD209-2E . JEDEC Solid State Technology Association . JEDEC. 2011. Low Power Double Data Rate 2 (LPDDR2) - JESD209-2E. JEDEC Solid State Technology Association.","key":"e_1_2_1_29_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_30_1","DOI":"10.1145\/191995.192015"},{"doi-asserted-by":"publisher","key":"e_1_2_1_31_1","DOI":"10.1109\/TVLSI.2004.824299"},{"doi-asserted-by":"publisher","key":"e_1_2_1_32_1","DOI":"10.1145\/378239.379049"},{"doi-asserted-by":"publisher","key":"e_1_2_1_33_1","DOI":"10.1145\/1065010.1065027"},{"unstructured":"Doug Lea. 1996. A Memory Allocator. Retrieved from http:\/\/g.oswego.edu\/dl\/html\/malloc.html.  Doug Lea. 1996. A Memory Allocator. Retrieved from http:\/\/g.oswego.edu\/dl\/html\/malloc.html.","key":"e_1_2_1_34_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_35_1","DOI":"10.1109\/L-CA.2006.13"},{"doi-asserted-by":"publisher","key":"e_1_2_1_36_1","DOI":"10.1145\/379539.379586"},{"doi-asserted-by":"publisher","key":"e_1_2_1_37_1","DOI":"10.1145\/1176887.1176919"},{"doi-asserted-by":"publisher","key":"e_1_2_1_38_1","DOI":"10.1109\/MDT.2004.66"},{"doi-asserted-by":"publisher","key":"e_1_2_1_39_1","DOI":"10.1147\/sj.104.0283"},{"doi-asserted-by":"publisher","key":"e_1_2_1_40_1","DOI":"10.1145\/1375634.1375640"},{"volume-title":"Mobile LPSDR SDRAM - MT48H32M32LF\/LG Rev. D 1\/11 EN. Micron Technology","author":"MICRON.","unstructured":"MICRON. 2010. Mobile LPSDR SDRAM - MT48H32M32LF\/LG Rev. D 1\/11 EN. Micron Technology , Inc . MICRON. 2010. Mobile LPSDR SDRAM - MT48H32M32LF\/LG Rev. D 1\/11 EN. Micron Technology, Inc.","key":"e_1_2_1_41_1"},{"volume-title":"Mobile LPDDR2 SDRAM - MT42L64M32D1 Rev. N 3\/12 EN. Micron Technology","author":"MICRON.","unstructured":"MICRON. 2012. Mobile LPDDR2 SDRAM - MT42L64M32D1 Rev. N 3\/12 EN. Micron Technology , Inc . MICRON. 2012. Mobile LPDDR2 SDRAM - MT42L64M32D1 Rev. N 3\/12 EN. Micron Technology, Inc.","key":"e_1_2_1_42_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_43_1","DOI":"10.1145\/348019.348570"},{"doi-asserted-by":"publisher","key":"e_1_2_1_44_1","DOI":"10.1145\/996566.996634"},{"doi-asserted-by":"publisher","key":"e_1_2_1_45_1","DOI":"10.1109\/ICME.2006.262717"},{"doi-asserted-by":"publisher","key":"e_1_2_1_46_1","DOI":"10.1109\/90.502236"},{"doi-asserted-by":"publisher","key":"e_1_2_1_47_1","DOI":"10.1007\/s10732-011-9165-3"},{"doi-asserted-by":"publisher","key":"e_1_2_1_48_1","DOI":"10.5555\/882452.874376"},{"doi-asserted-by":"publisher","key":"e_1_2_1_49_1","DOI":"10.1109\/ITNG.2009.89"},{"doi-asserted-by":"publisher","key":"e_1_2_1_50_1","DOI":"10.1145\/1151074.1151085"},{"doi-asserted-by":"publisher","key":"e_1_2_1_51_1","DOI":"10.1145\/1119772.1119788"},{"doi-asserted-by":"publisher","key":"e_1_2_1_52_1","DOI":"10.5555\/968879.969148"},{"doi-asserted-by":"publisher","key":"e_1_2_1_53_1","DOI":"10.5555\/645647.664690"},{"doi-asserted-by":"publisher","key":"e_1_2_1_54_1","DOI":"10.1109\/92.736124"},{"key":"e_1_2_1_55_1","volume-title":"Proceedings of ISPASS. IEEE","author":"Zheng Ying","year":"2004","unstructured":"Ying Zheng , B. T. Davis , and M. Jordan . 2004. Performance evaluation of exclusive cache hierarchies . In Proceedings of ISPASS. IEEE , Washington, DC, 89--96. DOI:http:\/\/dx.doi.org\/10.1109\/ISPASS. 2004 .1291359 10.1109\/ISPASS.2004.1291359 Ying Zheng, B. T. Davis, and M. Jordan. 2004. Performance evaluation of exclusive cache hierarchies. In Proceedings of ISPASS. IEEE, Washington, DC, 89--96. DOI:http:\/\/dx.doi.org\/10.1109\/ISPASS.2004.1291359"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656208","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2656208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:37Z","timestamp":1750231177000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656208"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,17]]},"references-count":55,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,3,25]]}},"alternative-id":["10.1145\/2656208"],"URL":"https:\/\/doi.org\/10.1145\/2656208","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2015,2,17]]},"assertion":[{"value":"2013-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}