{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:45Z","timestamp":1750306725763,"version":"3.41.0"},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2014,10,27]],"date-time":"2014-10-27T00:00:00Z","timestamp":1414368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001409","name":"Department of Science and Technology, Ministry of Science and Technology","doi-asserted-by":"publisher","award":["SB\/S3\/EECE\/0160\/2013"],"award-info":[{"award-number":["SB\/S3\/EECE\/0160\/2013"]}],"id":[{"id":"10.13039\/501100001409","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2014,10,27]]},"abstract":"<jats:p>High-density DRAM devices spend significant time refreshing the DRAM cells, leading to performance drop. The JEDEC DDR4 standard provides a Fine Granularity Refresh (FGR) feature to tackle refresh. Motivated by the observation that in FGR mode, only a few banks are involved, we propose an Enhanced FGR (EFGR) feature that introduces three optimizations to the basic FGR feature and exposes the bank-level parallelism within the rank even during the refresh. The first optimization decouples the nonrefreshing banks. The second and third optimizations determine the maximum number of nonrefreshing banks that can be active during refresh and selectively precharge the banks before refresh, respectively. Our simulation results show that the EFGR feature is able to recover almost 56.6% of the performance loss incurred due to refresh operations.<\/jats:p>","DOI":"10.1145\/2656340","type":"journal-article","created":{"date-parts":[[2014,10,28]],"date-time":"2014-10-28T12:40:29Z","timestamp":1414500029000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["EFGR"],"prefix":"10.1145","volume":"11","author":[{"given":"Venkata Kalyan","family":"Tavva","sequence":"first","affiliation":[{"name":"Indian Institute of Technology - Madras, Chennai, Tamilnadu, India"}]},{"given":"Ravi","family":"Kasha","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology - Madras, Chennai, Tamilnadu, India"}]},{"given":"Madhu","family":"Mutyam","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology - Madras, Chennai, Tamilnadu, India"}]}],"member":"320","published-online":{"date-parts":[[2014,10,27]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337207"},{"key":"e_1_2_1_2_1","first-page":"1","article-title":"Refresh Now and Then","volume":"99","author":"Baek Seungjae","year":"2013","unstructured":"Seungjae Baek , Sangyeun Cho , and Rami Melhem . 2013 . Refresh Now and Then . In IEEE Transactions on Computers 99 (2013), 1 -- 14 . Seungjae Baek, Sangyeun Cho, and Rami Melhem. 2013. Refresh Now and Then. In IEEE Transactions on Computers 99 (2013), 1--14.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_2_1_3_1","volume-title":"Coordinated Refresh: Energy Efficient Techniques for DRAM Refresh Scheduling. In IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED\u201913)","author":"Bhati Ishwar","year":"2013","unstructured":"Ishwar Bhati , Zeshan Chishti , and Bruce Jacob . 2013 . Coordinated Refresh: Energy Efficient Techniques for DRAM Refresh Scheduling. In IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED\u201913) . Ishwar Bhati, Zeshan Chishti, and Bruce Jacob. 2013. Coordinated Refresh: Energy Efficient Techniques for DRAM Refresh Scheduling. In IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED\u201913)."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.17"},{"key":"e_1_2_1_5_1","volume-title":"IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914)","author":"Kai-Wei Chang Kevin","year":"2014","unstructured":"Kevin Kai-Wei Chang , Donghyuk Lee , Zeshan Chishti , Alas R. Alameldeen , Chris Wilkerson , Yoongu Kim , and Onur Mutlu . 2014 . Improving DRAM Performance by Parallelizing Refreshes with Accesses . In IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914) . Kevin Kai-Wei Chang, Donghyuk Lee, Zeshan Chishti, Alas R. Alameldeen, Chris Wilkerson, Yoongu Kim, and Onur Mutlu. 2014. Improving DRAM Performance by Parallelizing Refreshes with Accesses. In IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914)."},{"key":"e_1_2_1_6_1","volume-title":"USIMM: The Utah SImulated Memory Module a Simulation Infrastructure for the JWAC Memory Scheduling Championship. Technical Report.","author":"Chatterjee Niladrish","year":"2012","unstructured":"Niladrish Chatterjee , Rajeev Balasubramonian , Manjunath Shevgoor , Seth H. Pugsley , Aniruddha N. Udipi , Ali Shafiei , Manu Awasthi , Kshitij Sudan , and Zeshan Chishti . 2012 . USIMM: The Utah SImulated Memory Module a Simulation Infrastructure for the JWAC Memory Scheduling Championship. Technical Report. Niladrish Chatterjee, Rajeev Balasubramonian, Manjunath Shevgoor, Seth H. Pugsley, Aniruddha N. Udipi, Ali Shafiei, Manu Awasthi, Kshitij Sudan, and Zeshan Chishti. 2012. USIMM: The Utah SImulated Memory Module a Simulation Infrastructure for the JWAC Memory Scheduling Championship. Technical Report."},{"volume-title":"JEDEC DDR4 SDRAM Standard.","author":"JEDEC","key":"e_1_2_1_7_1","unstructured":"JEDEC DDR4. 2012. JEDEC DDR4 SDRAM Standard. Retrieved from http:\/\/www.jedec.org\/standards-documents\/docs\/jesd79-4. JEDEC DDR4. 2012. JEDEC DDR4 SDRAM Standard. Retrieved from http:\/\/www.jedec.org\/standards-documents\/docs\/jesd79-4."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465002"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.173"},{"volume-title":"VLSI Memory Chip Design","author":"Itoh Kiyoo","key":"e_1_2_1_12_1","unstructured":"Kiyoo Itoh . 2001. VLSI Memory Chip Design . Springer . Kiyoo Itoh. 2001. VLSI Memory Chip Design. Springer."},{"key":"e_1_2_1_13_1","volume-title":"Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann.","author":"Jacob Bruce","year":"2007","unstructured":"Bruce Jacob , Spencer Ng , and David Wang . 2007 . Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann. Bruce Jacob, Spencer Ng, and David Wang. 2007. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_2_1_15_1","volume-title":"DRAM Circuit Design: Fundamental and High-Speed Topics","author":"Keeth Brent","unstructured":"Brent Keeth , B. Jacob Baker , Brian Johnson , and Feng Lin . 2007. DRAM Circuit Design: Fundamental and High-Speed Topics ( 2 nd ed.). Wiley-IEEE Press . Brent Keeth, B. Jacob Baker, Brian Johnson, and Feng Lin. 2007. DRAM Circuit Design: Fundamental and High-Speed Topics (2nd ed.). Wiley-IEEE Press.","edition":"2"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_2_1_17_1","volume-title":"Warren E. Maule, and Vipin Patel.","author":"Kilmer Charles A.","year":"2012","unstructured":"Charles A. Kilmer , Kyu hyoun Kim , Warren E. Maule, and Vipin Patel. 2012 . Memory System with a Programmable Refresh Cycle. United States Patent Application 0151131 A 1. Charles A. Kilmer, Kyu hyoun Kim, Warren E. Maule, and Vipin Patel. 2012. Memory System with a Programmable Refresh Cycle. United States Patent Application 0151131 A1."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848019"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360132"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2038243"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337161"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950391"},{"key":"e_1_2_1_25_1","unstructured":"JEDEC LPDDR2. 2009. JEDEC LPDDR2 SDRAM Standard. Retrieved from http:\/\/www.jedec.org\/standards-documents\/docs\/jesd209-2f.  JEDEC LPDDR2. 2009. JEDEC LPDDR2 SDRAM Standard. Retrieved from http:\/\/www.jedec.org\/standards-documents\/docs\/jesd209-2f."},{"key":"e_1_2_1_26_1","unstructured":"Micron Technology LPDDR2. 2011. 2Gb: x16 x32 Mobile SDRAM S4. (2011).  Micron Technology LPDDR2. 2011. 2Gb: x16 x32 Mobile SDRAM S4. (2011)."},{"volume-title":"JEDEC LPDDR3 SDRAM Standard.","author":"JEDEC","key":"e_1_2_1_27_1","unstructured":"JEDEC LPDDR3. 2012. JEDEC LPDDR3 SDRAM Standard. Retrieved from http:\/\/www.jedec.org\/standards-documents\/results\/jesd209-3. JEDEC LPDDR3. 2012. JEDEC LPDDR3 SDRAM Standard. Retrieved from http:\/\/www.jedec.org\/standards-documents\/results\/jesd209-3."},{"key":"e_1_2_1_28_1","unstructured":"MSC. 2012. Memory Scheduling Championship (MSC). Retrieved from http:\/\/www.cs.utah.edu\/&sim;rajeev\/jwac12.  MSC. 2012. Memory Scheduling Championship (MSC). Retrieved from http:\/\/www.cs.utah.edu\/&sim;rajeev\/jwac12."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485927"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"volume-title":"DRAM Variable Retention Time. In International Electron Devices Meeting (IEDM\u201992)","author":"Restle P. J.","key":"e_1_2_1_32_1","unstructured":"P. J. Restle , J. W. Park , and B. F. Lloyd . 1992 . DRAM Variable Retention Time. In International Electron Devices Meeting (IEDM\u201992) . 807--810. P. J. Restle, J. W. Park, and B. F. Lloyd. 1992. DRAM Variable Retention Time. In International Electron Devices Meeting (IEDM\u201992). 807--810."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2127330"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/384264.379244"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815972"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC\u201914)","author":"Kalyan T. Venkata","key":"e_1_2_1_38_1","unstructured":"T. Venkata Kalyan , K. Ravi , and M. Madhu . 2014. Scattered Refresh: An Alternative Refresh Mechanism to Reduce Refresh Cycle Time . In Asia and South Pacific Design Automation Conference (ASP-DAC\u201914) . 598--603. T. Venkata Kalyan, K. Ravi, and M. Madhu. 2014. Scattered Refresh: An Alternative Refresh Mechanism to Reduce Refresh Cycle Time. In Asia and South Pacific Design Automation Conference (ASP-DAC\u201914). 598--603."},{"volume-title":"International Symposium on High-Performance Computer Architecture (HPCA\u201906)","author":"Venkatesan R. K.","key":"e_1_2_1_39_1","unstructured":"R. K. Venkatesan , S. Herr , and E. Rotenberg . 2006. Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-non-volatile DRAM . In International Symposium on High-Performance Computer Architecture (HPCA\u201906) . 155--165. R. K. Venkatesan, S. Herr, and E. Rotenberg. 2006. Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-non-volatile DRAM. In International Symposium on High-Performance Computer Architecture (HPCA\u201906). 155--165."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_2_1_41_1","unstructured":"Intel Xeon. 2014. Intel Xeon E7 88xx Series Processors. Retrieved from http:\/\/ark.intel.com\/products\/family\/78584.  Intel Xeon. 2014. Intel Xeon E7 88xx Series Processors. Retrieved from http:\/\/ark.intel.com\/products\/family\/78584."},{"key":"e_1_2_1_42_1","volume-title":"Page Policy Control with Memory Partitioning for DRAM Performance and Power Efficiency. In IEEE International Symposium on Low Power Electronics and Design (ISLPED\u201913)","author":"Xie Mingli","year":"2013","unstructured":"Mingli Xie , Dong Tong , Yi Feng , Kan Huang , and Xu Cheng . 2013 . Page Policy Control with Memory Partitioning for DRAM Performance and Power Efficiency. In IEEE International Symposium on Low Power Electronics and Design (ISLPED\u201913) . 298--303. Mingli Xie, Dong Tong, Yi Feng, Kan Huang, and Xu Cheng. 2013. Page Policy Control with Memory Partitioning for DRAM Performance and Power Efficiency. In IEEE International Symposium on Low Power Electronics and Design (ISLPED\u201913). 298--303."},{"volume-title":"International Electron Devices Meeting (IEDM\u201987)","author":"Yaney D. S.","key":"e_1_2_1_43_1","unstructured":"D. S. Yaney , C. Y. Lu , R. A. Kohler , M. J. Kelly , and J. T. Nelson . 1987. A Meta-Stable Leakage Phenomenon in DRAM Charge Storage\u2014Variable Hold Time . In International Electron Devices Meeting (IEDM\u201987) . 336--339. D. S. Yaney, C. Y. Lu, R. A. Kohler, M. J. Kelly, and J. T. Nelson. 1987. A Meta-Stable Leakage Phenomenon in DRAM Charge Storage\u2014Variable Hold Time. In International Electron Devices Meeting (IEDM\u201987). 336--339."},{"key":"e_1_2_1_44_1","volume-title":"CREAM: A Concurrent-Refresh-Aware DRAM Memory System. In IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914)","author":"Zhang Tao","year":"2014","unstructured":"Tao Zhang , Matt Poremba , Cong Xu , Guangyu Sun , and Yuan Xie . 2014 . CREAM: A Concurrent-Refresh-Aware DRAM Memory System. In IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914) . 368--379. Tao Zhang, Matt Poremba, Cong Xu, Guangyu Sun, and Yuan Xie. 2014. CREAM: A Concurrent-Refresh-Aware DRAM Memory System. In IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914). 368--379."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656340","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2656340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:37Z","timestamp":1750231177000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2656340"}},"subtitle":["An Enhanced Fine Granularity Refresh Feature for High-Performance DDR4 DRAM Devices"],"short-title":[],"issued":{"date-parts":[[2014,10,27]]},"references-count":43,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,10,27]]}},"alternative-id":["10.1145\/2656340"],"URL":"https:\/\/doi.org\/10.1145\/2656340","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2014,10,27]]},"assertion":[{"value":"2014-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-10-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}