{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:03Z","timestamp":1750306743948,"version":"3.41.0"},"reference-count":55,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2014,11,18]],"date-time":"2014-11-18T00:00:00Z","timestamp":1416268800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"UPC","award":["FPI-UPC"],"award-info":[{"award-number":["FPI-UPC"]}]},{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["TIN2012-34557"],"award-info":[{"award-number":["TIN2012-34557"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2014,11,18]]},"abstract":"<jats:p>Geometry scaling of semiconductor devices enables the design of ultra-low-cost (e.g., below 1 USD) battery-powered resource-constrained ubiquitous devices for environment, urban life, and body monitoring. These sensor-based devices require high performance to react in front of infrequent particular events as well as extreme energy efficiency in order to extend battery lifetime during most of the time when low performance is required. In addition, they require real-time guarantees. The most suitable technological solution for these devices consists of using hybrid processors able to operate at: (i) high voltage to provide high performance and (ii) near-\/subthreshold voltage to provide ultra-low energy consumption. However, the most efficient SRAM memories for each voltage level differ and trading off different SRAM designs is mandatory. This is particularly true for cache memories, which occupy most of the processor's area.<\/jats:p>\n          <jats:p>In this article, we propose new, simple, single-Vcc-domain hybrid L1 cache architectures suitable for reliable hybrid high and ultra-low voltage operation. In particular, the cache is designed by combining heterogeneous SRAM cell types: some of the cache ways are optimized to satisfy high-performance requirements during high voltage operation, whereas the rest of the ways provide ultra-low energy consumption and reliability during near-\/subthreshold voltage operation. We analyze the performance, energy, and power impact of the proposed cache designs when using them to implement L1 caches in a processor. Experimental results show that our hybrid caches can efficiently and reliably operate across a wide range of voltages, consuming little energy at near-\/subthreshold voltage as well as providing high performance at high voltage without decreasing reliability levels to provide strong performance guarantees, as required for our target market.<\/jats:p>","DOI":"10.1145\/2658988","type":"journal-article","created":{"date-parts":[[2014,11,24]],"date-time":"2014-11-24T15:29:41Z","timestamp":1416842981000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid Cache Designs for Reliable Hybrid High and Ultra-Low Voltage Operation"],"prefix":"10.1145","volume":"20","author":[{"given":"Bojan","family":"Maric","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, University Politecnica de Catalunya, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Instituto de Investigacion en Inteligencia Artificial, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, University Politecnica de Catalunya, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,11,18]]},"reference":[{"volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD'03)","author":"Abella J.","key":"e_1_2_1_1_1","unstructured":"J. Abella and A. Gonzalez . 2003. Power efficient data cache design . In Proceedings of the IEEE International Conference on Computer Design (ICCD'03) . 8--13. J. Abella and A. Gonzalez. 2003. Power efficient data cache design. In Proceedings of the IEEE International Conference on Computer Design (ICCD'03). 8--13."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"e_1_2_1_3_1","unstructured":"C. Acosta F. J. Cazorla A. Ramirez and M. Valero. 2009. The mpsim simulation tool. Tech. rep. UPC-DAC-RR-CAP-2009-15.  C. Acosta F. J. Cazorla A. Ramirez and M. Valero. 2009. The mpsim simulation tool. Tech. rep. UPC-DAC-RR-CAP-2009-15."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320119"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"e_1_2_1_6_1","unstructured":"ARM. 2009. Cortex-a5tm technical reference manual. http:\/\/infocenter.arm.com\/help\/index.jsp&quest;topic=\/com.arm.doc.ddi0433b\/index.html.  ARM. 2009. Cortex-a5tm technical reference manual. http:\/\/infocenter.arm.com\/help\/index.jsp&quest;topic=\/com.arm.doc.ddi0433b\/index.html."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013265"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881549"},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'07)","author":"Chen G.","key":"e_1_2_1_12_1","unstructured":"G. Chen , D. Blaauw , T. Mudge , D. Sylvester , and N. S. Kim . 2007. Yield-driven near-threshold sram design . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'07) . 660--666. G. Chen, D. Blaauw, T. Mudge, D. Sylvester, and N. S. Kim. 2007. Yield-driven near-threshold sram design. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'07). 660--666."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024940"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771813"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008186323068"},{"volume-title":"Proceedings of the IEEE\/ACM International Symposium on Computer Architecture (ISCA'02)","author":"Flautner K.","key":"e_1_2_1_17_1","unstructured":"K. Flautner , N. S. Kim , S. Martin , D. Blaauw , and T. Mudge . 2002. Drowsy caches: Simple techniques for reducing leakage power . In Proceedings of the IEEE\/ACM International Symposium on Computer Architecture (ISCA'02) . 148--157. K. Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge. 2002. Drowsy caches: Simple techniques for reducing leakage power. In Proceedings of the IEEE\/ACM International Symposium on Computer Architecture (ISCA'02). 148--157."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.29"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30121-9_21"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007170"},{"volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA'11)","author":"Ghasemi H.","key":"e_1_2_1_21_1","unstructured":"H. Ghasemi , S. Draper , and N. Kim . 2011. Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA'11) . 38--49. H. Ghasemi, S. Draper, and N. Kim. 2011. Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA'11). 38--49."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165660"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014205"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMC.2011.83"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.29"},{"key":"e_1_2_1_26_1","unstructured":"Intel Corporation. 2008. First the tick now the tock: Next generation intel\u00ae microarchitecture ( nehalem). http:\/\/www.intel.com\/technology\/architecture-silicon\/next-gen\/whitepaper.pdf.  Intel Corporation. 2008. First the tick now the tock: Next generation intel\u00ae microarchitecture ( nehalem). http:\/\/www.intel.com\/technology\/architecture-silicon\/next-gen\/whitepaper.pdf."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.12"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'12)","author":"Jain S.","key":"e_1_2_1_28_1","unstructured":"S. Jain , S. Khare , S. Yada , V. Ambili , P. Salihundam et al. 2012. A 280mv-to-1.2v wide-operating-range ia-32 processor in 32nm cmos . In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'12) . 66--68. S. Jain, S. Khare, S. Yada, V. Ambili, P. Salihundam et al. 2012. A 280mv-to-1.2v wide-operating-range ia-32 processor in 32nm cmos. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'12). 66--68."},{"key":"e_1_2_1_29_1","unstructured":"D. Kanter. 2008. Amd fusion architecture and llano. http:\/\/realworldtech.com\/page.cfm&quest;ArticleID=RWT062711124854.  D. Kanter. 2008. Amd fusion architecture and llano. http:\/\/realworldtech.com\/page.cfm&quest;ArticleID=RWT062711124854."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522312"},{"volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO'97)","author":"Kin J.","key":"e_1_2_1_31_1","unstructured":"J. Kin , M. Gupta , and W. Mangione-Smith . 1997. The filter cache: An energy efficient memory structure . In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO'97) . 184--193. J. Kin, M. Gupta, and W. Mangione-Smith. 1997. The filter cache: An energy efficient memory structure. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO'97). 184--193."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283818"},{"key":"e_1_2_1_33_1","doi-asserted-by":"crossref","unstructured":"F. Kusumoto and N. Goldschlager. 2008. Cardiac Pacing for the Clinician. Springer Science&plus;Business Media.  F. Kusumoto and N. Goldschlager. 2008. Cardiac Pacing for the Clinician. Springer Science&plus;Business Media.","DOI":"10.1007\/978-0-387-72763-9"},{"volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO'97)","author":"Lee C.","key":"e_1_2_1_34_1","unstructured":"C. Lee , M. Potkonjak , and W. H. Mangione-Smith . 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communication systems . In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO'97) . 330--335. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communication systems. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO'97). 330--335."},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'07)","author":"Liu Z.","key":"e_1_2_1_35_1","unstructured":"Z. Liu and V. Kursun . 2007. High read stability and low leakage cache memory cell . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'07) . 2774--2777. Z. Liu and V. Kursun. 2007. High read stability and low leakage cache memory cell. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'07). 2774--2777."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016619"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206840"},{"key":"e_1_2_1_38_1","unstructured":"N. Muralimanohar R. Balasubramonian and N. Jouppi. 2009. CACTI 6.0: A tool to understand large caches. http:\/\/www.cs.utah.edu\/~rajeev\/cacti6\/cacti6-tr.pdf.  N. Muralimanohar R. Balasubramonian and N. Jouppi. 2009. CACTI 6.0: A tool to understand large caches. http:\/\/www.cs.utah.edu\/~rajeev\/cacti6\/cacti6-tr.pdf."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566415"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302862"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629431"},{"volume-title":"Proceedings of the European Workshop on Sensor Networks (EWSN'04)","author":"Szewczyk R.","key":"e_1_2_1_43_1","unstructured":"R. Szewczyk , J. Polastre , A. Mainwaring , and D. Culler . 2004. Lessons from a sensor network expedition . In Proceedings of the European Workshop on Sensor Networks (EWSN'04) . 307--322. R. Szewczyk, J. Polastre, A. Mainwaring, and D. Culler. 2004. Lessons from a sensor network expedition. In Proceedings of the European Workshop on Sensor Networks (EWSN'04). 307--322."},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"key":"e_1_2_1_46_1","first-page":"1","article-title":"A 256 kb 65 nm 8t subtreshold sram employing sense-amplifier redundancy","volume":"40","author":"Verma N.","year":"2008","unstructured":"N. Verma and A. P. Chandrakasan . 2008 . A 256 kb 65 nm 8t subtreshold sram employing sense-amplifier redundancy . IEEE J. Solid-State Circ. 40 , 1 . N. Verma and A. P. Chandrakasan. 2008. A 256 kb 65 nm 8t subtreshold sram employing sense-amplifier redundancy. IEEE J. Solid-State Circ. 40, 1.","journal-title":"IEEE J. Solid-State Circ."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MIC.2006.26"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'07)","author":"Zhai B.","key":"e_1_2_1_51_1","unstructured":"B. Zhai , D. Blaauw , D. Sylvester , and S. Hanson . 2007. A sub-200mv 6t sram in 130nm cmos . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'07) . 332--333. B. Zhai, D. Blaauw, D. Sylvester, and S. Hanson. 2007. A sub-200mv 6t sram in 130nm cmos. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'07). 332--333."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007564"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD'10)","author":"Zhou S.-T.","key":"e_1_2_1_55_1","unstructured":"S.-T. Zhou , S. Katariya , H. Ghasemi , S. Draper , and N. S. Kim . 2010. Minimizing total area of low-voltage sram arrays through joint optimization of cell size, redundancy, and ecc . In Proceedings of the IEEE International Conference on Computer Design (ICCD'10) . 112--117. S.-T. Zhou, S. Katariya, H. Ghasemi, S. Draper, and N. S. Kim. 2010. Minimizing total area of low-voltage sram arrays through joint optimization of cell size, redundancy, and ecc. In Proceedings of the IEEE International Conference on Computer Design (ICCD'10). 112--117."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2658988","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2658988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:28:19Z","timestamp":1750231699000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2658988"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11,18]]},"references-count":55,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,11,18]]}},"alternative-id":["10.1145\/2658988"],"URL":"https:\/\/doi.org\/10.1145\/2658988","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2014,11,18]]},"assertion":[{"value":"2013-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-11-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}