{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:16:12Z","timestamp":1750306572069,"version":"3.41.0"},"reference-count":29,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2015,3,6]],"date-time":"2015-03-06T00:00:00Z","timestamp":1425600000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2015,3,6]]},"abstract":"<jats:p>Dependability issues due to nonfunctional properties are emerging as a major cause of faults in modern digital systems. Effective countermeasures have to be developed to properly manage their critical timing effects. This article presents a methodology to avoid transition delay faults in field-programmable gate array (FPGA)-based systems, with low area overhead. The approach is able to exploit temperature information and aging characteristics to minimize the cost in terms of performances degradation and power consumption. The architecture of a hardware manager able to avoid delay faults is presented and analyzed extensively, as well as its integration in the standard implementation design flow.<\/jats:p>","DOI":"10.1145\/2659001","type":"journal-article","created":{"date-parts":[[2015,3,9]],"date-time":"2015-03-09T19:03:01Z","timestamp":1425927781000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["SATTA"],"prefix":"10.1145","volume":"8","author":[{"given":"Stefano Di","family":"Carlo","sequence":"first","affiliation":[{"name":"Politecnico di Torino, Torino (ITALY)"}]},{"given":"Giulio","family":"Gambardella","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino (ITALY)"}]},{"given":"Paolo","family":"Prinetto","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino (ITALY)"}]},{"given":"Daniele","family":"Rolfo","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino (ITALY)"}]},{"given":"Pascal","family":"Trotta","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino (ITALY)"}]}],"member":"320","published-online":{"date-parts":[[2015,3,6]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Altera Corporation. 2012. Stratix V Device Overview (sv51001 ed.).  Altera Corporation. 2012. Stratix V Device Overview (sv51001 ed.)."},{"key":"e_1_2_1_2_1","unstructured":"Altera Corporation. 2013. The Breakthrough Advantage for FPGAs with Tri-Gate Technology (wp435wp-01201-1.0 ed.).  Altera Corporation. 2013. The Breakthrough Advantage for FPGAs with Tri-Gate Technology (wp435wp-01201-1.0 ed.)."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.66"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912)","author":"Amouri A.","year":"2012","unstructured":"A. Amouri and M. Tahoori . 2012. High-level aging estimation for FPGA-mapped designs . In Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912) . 284--291. DOI: http:\/\/dx.doi.org\/10.1109\/FPL. 2012 .6339194 10.1109\/FPL.2012.6339194 A. Amouri and M. Tahoori. 2012. High-level aging estimation for FPGA-mapped designs. In Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912). 284--291. DOI: http:\/\/dx.doi.org\/10.1109\/FPL.2012.6339194"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.61"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201907)","author":"Choi Jung-Hwan","year":"2007","unstructured":"Jung-Hwan Choi , Jayathi Murthy , and K. Roy . 2007. The effect of process variation on device temperature in finFET circuits . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201907) . 747--751. DOI: http:\/\/dx.doi.org\/10.1109\/ICCAD. 2007 .4397355 10.1109\/ICCAD.2007.4397355 Jung-Hwan Choi, Jayathi Murthy, and K. Roy. 2007. The effect of process variation on device temperature in finFET circuits. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201907). 747--751. DOI: http:\/\/dx.doi.org\/10.1109\/ICCAD.2007.4397355"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/BEC.2012.6376823"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585986"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2101089"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738407"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.59"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912)","author":"Kameda T.","year":"2012","unstructured":"T. Kameda , H. Konoura , D. Alnajjar , Y. Mitsuyama , M. Hashimoto , and T. Onoye . 2012. A predictive delay fault avoidance scheme for coarse-grained reconfigurable architecture . In Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912) . 615--618. DOI: http:\/\/dx.doi.org\/10.1109\/FPL. 2012 .6339220 10.1109\/FPL.2012.6339220 T. Kameda, H. Konoura, D. Alnajjar, Y. Mitsuyama, M. Hashimoto, and T. Onoye. 2012. A predictive delay fault avoidance scheme for coarse-grained reconfigurable architecture. In Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912). 615--618. DOI: http:\/\/dx.doi.org\/10.1109\/FPL.2012.6339220"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the 25th International Conference on Computer Design (ICCD\u201907)","author":"Li J.","year":"2007","unstructured":"J. Li and J. Lach . 2007. Negative-skewed shadow registers for at-speed delay variation characterization . In Proceedings of the 25th International Conference on Computer Design (ICCD\u201907) . 354--359. DOI: http:\/\/dx.doi.org\/10.1109\/ICCD. 2007 .4601924 10.1109\/ICCD.2007.4601924 J. Li and J. Lach. 2007. Negative-skewed shadow registers for at-speed delay variation characterization. In Proceedings of the 25th International Conference on Computer Design (ICCD\u201907). 354--359. DOI: http:\/\/dx.doi.org\/10.1109\/ICCD.2007.4601924"},{"key":"e_1_2_1_16_1","unstructured":"OpenCores. 2009. AES (Rijndael). Retrieved from http:\/\/opencores.org\/project rijndael.  OpenCores. 2009. AES (Rijndael). Retrieved from http:\/\/opencores.org\/project rijndael."},{"key":"e_1_2_1_17_1","unstructured":"OpenCores. 2013. Amber ARM-compatible core. Retrieved from http:\/\/opencores.org\/project amber.  OpenCores. 2013. Amber ARM-compatible core. Retrieved from http:\/\/opencores.org\/project amber."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.154"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912)","author":"Pfeifer P.","year":"2012","unstructured":"P. Pfeifer and Z. Pliva . 2012. On measurement of impact of the metallization and FPGA design to the changes of slice parameters and generation of delay faults . In Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912) . 743--746. DOI: http:\/\/dx.doi.org\/10.1109\/FPL. 2012 .6339167 10.1109\/FPL.2012.6339167 P. Pfeifer and Z. Pliva. 2012. On measurement of impact of the metallization and FPGA design to the changes of slice parameters and generation of delay faults. In Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912). 743--746. DOI: http:\/\/dx.doi.org\/10.1109\/FPL.2012.6339167"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645584"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.23"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70235"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723152"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2253795"},{"key":"e_1_2_1_25_1","unstructured":"Xilinx Corporation. 2012. 7 Series FPGAs Overview (ds180 (v1.14) ed.).  Xilinx Corporation. 2012. 7 Series FPGAs Overview (ds180 (v1.14) ed.)."},{"key":"e_1_2_1_26_1","unstructured":"Xilinx Corporation. 2013a. 7 Series FPGAs Clocking Resources (ug472 (v1.8) ed.).  Xilinx Corporation. 2013a. 7 Series FPGAs Clocking Resources (ug472 (v1.8) ed.)."},{"key":"e_1_2_1_27_1","unstructured":"Xilinx Corporation. 2013b. 7 Series FPGAs Configurable Logic Block (ug474 (v1.5) ed.).  Xilinx Corporation. 2013b. 7 Series FPGAs Configurable Logic Block (ug474 (v1.5) ed.)."},{"key":"e_1_2_1_28_1","unstructured":"Xilinx Corporation. 2013c. Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture (wp435 ed.).  Xilinx Corporation. 2013c. Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture (wp435 ed.)."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723153"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2659001","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2659001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:25Z","timestamp":1750227205000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2659001"}},"subtitle":["A Self-Adaptive Temperature-Based TDF Awareness Methodology for Dynamically Reconfigurable FPGAs"],"short-title":[],"issued":{"date-parts":[[2015,3,6]]},"references-count":29,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,3,6]]}},"alternative-id":["10.1145\/2659001"],"URL":"https:\/\/doi.org\/10.1145\/2659001","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2015,3,6]]},"assertion":[{"value":"2013-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-03-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}