{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:20Z","timestamp":1750308560494,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1145\/2660540.2661001","type":"proceedings-article","created":{"date-parts":[[2014,10,31]],"date-time":"2014-10-31T19:32:56Z","timestamp":1414783976000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Towards a Framework to Perform DPA Attack on GALS Pipeline Architectures"],"prefix":"10.1145","author":[{"given":"Luciano","family":"Loder","sequence":"first","affiliation":[{"name":"Instituto Federal Sul-Riograndense - IFSUL, Pra\u00e7a 20 de setembro, Pelotas - RS Brazil"}]},{"suffix":"Jr.","given":"Ad\u00e3o","family":"de Souza","sequence":"additional","affiliation":[{"name":"Instituto Federal Sul-Riograndense - IFSUL, Pra\u00e7a 20 de setembro, Pelotas - RS Brazil"}]},{"given":"Marcelo","family":"Fay","sequence":"additional","affiliation":[{"name":"Universidade Federal de Pelotas - UFPEL, Rua Gomes Carneiro, 1, Pelotas - RS Brazil"}]},{"given":"Rafael","family":"Soares","sequence":"additional","affiliation":[{"name":"Universidade Federal de Pelotas - UFPEL, Rua Gomes Carneiro, 1, Pelotas - RS Brazil"}]}],"member":"320","published-online":{"date-parts":[[2014,9]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"388","article-title":"Differential power analysis","author":"Kocher P.","year":"1999","unstructured":"P. Kocher , J. Jaffe , and B. Jun , \" Differential power analysis .\" Springer-Verlag , 1999 , pp. 388 -- 397 . P. Kocher, J. Jaffe, and B. Jun, \"Differential power analysis.\" Springer-Verlag, 1999, pp. 388--397.","journal-title":"Springer-Verlag"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2005.6"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Y. Lu M. O'Neill and J. McCanny \"Fpga implementation and analysis of random delay insertion countermeasure against dpa \" pp. 201--208 2008. Y. Lu M. O'Neill and J. McCanny \"Fpga implementation and analysis of random delay insertion countermeasure against dpa \" pp. 201--208 2008.","DOI":"10.1109\/FPT.2008.4762384"},{"key":"e_1_3_2_1_4_1","first-page":"1","article-title":"Countering power analysis attacks using reliable and aggressive designs","volume":"99","author":"Avirneni N. D. P.","year":"2013","unstructured":"N. D. P. Avirneni and A. K. Somani , \" Countering power analysis attacks using reliable and aggressive designs ,\" IEEE Transactions on Computers , vol. 99 , no. PrePrints, p. 1 , 2013 . N. D. P. Avirneni and A. K. Somani, \"Countering power analysis attacks using reliable and aggressive designs,\" IEEE Transactions on Computers, vol. 99, no. PrePrints, p. 1, 2013.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_5_1","series-title":"Lecture Notes in Computer Science, \u00c7etin Kaya Ko\u00e7 and C","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1007\/3-540-44499-8_20","volume-title":"Differential power analysis in the presence of hardware countermeasures,\" in CHES","author":"Clavier C.","year":"2000","unstructured":"C. Clavier , J.-S. Coron , and N. Dabbous , \" Differential power analysis in the presence of hardware countermeasures,\" in CHES , ser. Lecture Notes in Computer Science, \u00c7etin Kaya Ko\u00e7 and C . Paar, Eds., vol. 1965 . Springer , 2000 , pp. 252 -- 263 . C. Clavier, J.-S. Coron, and N. Dabbous, \"Differential power analysis in the presence of hardware countermeasures,\" in CHES, ser. Lecture Notes in Computer Science, \u00c7etin Kaya Ko\u00e7 and C. Paar, Eds., vol. 1965. Springer, 2000, pp. 252--263."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"F.-X. Standaert S. B. Ors and B. Preneel \" Power analysis of an fpga: Implementation of rijndael: Is pipelining a dpa countermeasure?\" in Cryptographic Hardware and Embedded Systems - CHES 2004 ser. Lecture Notes in Computer Science vol. 3156 . Springer 2004 pp. 30 -- 44 . F.-X. Standaert S. B. Ors and B. Preneel \"Power analysis of an fpga: Implementation of rijndael: Is pipelining a dpa countermeasure?\" in Cryptographic Hardware and Embedded Systems - CHES 2004 ser. Lecture Notes in Computer Science vol. 3156. Springer 2004 pp. 30--44.","DOI":"10.1007\/978-3-540-28632-5_3"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.69"},{"key":"e_1_3_2_1_8_1","first-page":"1807","article-title":"Dpa using phase-based waveform matching against random-delay countermeasure","author":"Nagashima S.","year":"2007","unstructured":"S. Nagashima , N. Homma , Y. Imai , T. Aoki , and A. Satoh , \" Dpa using phase-based waveform matching against random-delay countermeasure ,\" in ISCAS. IEEE , 2007 , pp. 1807 -- 1810 . S. Nagashima, N. Homma, Y. Imai, T. Aoki, and A. Satoh, \"Dpa using phase-based waveform matching against random-delay countermeasure,\" in ISCAS. IEEE, 2007, pp. 1807--1810.","journal-title":"ISCAS. IEEE"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403684"},{"key":"e_1_3_2_1_10_1","first-page":"104","volume-title":"Improving differential power analysis by elastic aligment,\" in CT-RSA","author":"Woudenberg J.","year":"2009","unstructured":"J. Woudenberg , M. Witteman , and B. Bakker , \" Improving differential power analysis by elastic aligment,\" in CT-RSA . Springer , 2009 , pp. 104 -- 119 . J. Woudenberg, M. Witteman, and B. Bakker, \"Improving differential power analysis by elastic aligment,\" in CT-RSA. Springer, 2009, pp. 104--119."},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"A. Levi, M. Badra, M. Cesana, M. G. nd \u00d6zg\u00fcr G\u00fcrb\u00fcz an Nafa\u00e2 Jabeur","author":"Tian Q.","year":"2012","unstructured":"Q. Tian and S. A. Huss , \" On clock frequency effects in side channel attacks of symmetric block ciphers,\" in NTMS , A. Levi, M. Badra, M. Cesana, M. G. nd \u00d6zg\u00fcr G\u00fcrb\u00fcz an Nafa\u00e2 Jabeur , M. Klonowski, A. Ma\u00f1a, S. Sargento, and S. Zeadally, Eds. IEEE , 2012 , pp. 1 -- 5 . Q. Tian and S. A. Huss, \"On clock frequency effects in side channel attacks of symmetric block ciphers,\" in NTMS, A. Levi, M. Badra, M. Cesana, M. G. nd \u00d6zg\u00fcr G\u00fcrb\u00fcz an Nafa\u00e2 Jabeur, M. Klonowski, A. Ma\u00f1a, S. Sargento, and S. Zeadally, Eds. IEEE, 2012, pp. 1--5."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IIH-MSP.2012.119"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403684"},{"key":"e_1_3_2_1_14_1","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security)","author":"Mangard S.","year":"2007","unstructured":"S. Mangard , E. Oswald , and T. Popp , Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security) . Secaucus, NJ, USA : Springer-Verlag New York , Inc., 2007 . S. Mangard, E. Oswald, and T. Popp, Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security). Secaucus, NJ, USA: Springer-Verlag New York, Inc., 2007."},{"key":"e_1_3_2_1_15_1","volume-title":"On the uncertainty inequality as applied to discrete signals,\" International journal of mathematics and mathematical sciences","author":"Venkatesh Y.","year":"2006","unstructured":"Y. Venkatesh , S. K. Raja , and G. Vidyasagar , \" On the uncertainty inequality as applied to discrete signals,\" International journal of mathematics and mathematical sciences , vol. 2006 , 2006 . Y. Venkatesh, S. K. Raja, and G. Vidyasagar, \"On the uncertainty inequality as applied to discrete signals,\" International journal of mathematics and mathematical sciences, vol. 2006, 2006."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/79.109205"},{"key":"e_1_3_2_1_17_1","first-page":"30","article-title":"Novel applications of wavelet transforms based side-channel analysis","volume":"2011","author":"Souissi Y.","year":"2011","unstructured":"Y. Souissi , M. A. Elaabid , N. Debande , S. Guilley , and J.-L. Danger , \" Novel applications of wavelet transforms based side-channel analysis ,\" in Non Invasive Attack Testing Workshop 2011 , 2011 , pp. 30 -- 35 . Y. Souissi, M. A. Elaabid, N. Debande, S. Guilley, and J.-L. Danger, \"Novel applications of wavelet transforms based side-channel analysis,\" in Non Invasive Attack Testing Workshop 2011, 2011, pp. 30--35.","journal-title":"Non Invasive Attack Testing Workshop"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_15"},{"key":"e_1_3_2_1_19_1","first-page":"16","volume-title":"M. Joye and J.-J","author":"Brier E.","year":"2004","unstructured":"E. Brier , C. Clavier , and F. Olivier , \" Correlation power analysis with a leakage model.\" in CHES, ser. Lecture Notes in Computer Science , M. Joye and J.-J . Quisquater, Eds., vol. 3156 . Springer , 2004 , pp. 16 -- 29 . {Online}. Available: http:\/\/dblp.uni-trier.de\/db\/conf\/ches\/ches2004.html#BrierCO04 E. Brier, C. Clavier, and F. Olivier, \"Correlation power analysis with a leakage model.\" in CHES, ser. Lecture Notes in Computer Science, M. Joye and J.-J. Quisquater, Eds., vol. 3156. Springer, 2004, pp. 16--29. {Online}. Available: http:\/\/dblp.uni-trier.de\/db\/conf\/ches\/ches2004.html#BrierCO04"}],"event":{"name":"SBCCI '14: 27th Symposium on Integrated Circuits and Systems Design","sponsor":["IEEE ICAS","SBC Brazilian Computer Society","IEEE Circuits and Systems Society","SIGDA ACM Special Interest Group on Design Automation","SBMICRO Brazilian Microelectronics Society"],"location":"Aracaju Brazil","acronym":"SBCCI '14"},"container-title":["Proceedings of the 27th Symposium on Integrated Circuits and Systems Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2660540.2661001","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2660540.2661001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:05Z","timestamp":1750273445000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2660540.2661001"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":19,"alternative-id":["10.1145\/2660540.2661001","10.1145\/2660540"],"URL":"https:\/\/doi.org\/10.1145\/2660540.2661001","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]},"assertion":[{"value":"2014-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}