{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:35:54Z","timestamp":1763458554883,"version":"3.45.0"},"reference-count":62,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2015,12,8]],"date-time":"2015-12-08T00:00:00Z","timestamp":1449532800000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2015,1,9]]},"abstract":"<jats:p>\n                    Emerging non-volatile memory technologies such as MRAM are promising design solutions for energy-efficient memory architecture, especially for mobile systems. However, building commodity MRAM by reusing DRAM designs is not straightforward. The existing memory interfaces are incompatible with MRAM small page size, and they fail to leverage MRAM unique properties, causing unnecessary performance and energy overhead. In this article, we propose four techniques to enable and optimize an LPDDRx-compatible MRAM solution:\n                    <jats:italic toggle=\"yes\">ComboAS<\/jats:italic>\n                    to solve the pin incompatibility;\n                    <jats:italic toggle=\"yes\">DynLat<\/jats:italic>\n                    to avoid unnecessary access latencies; and\n                    <jats:italic toggle=\"yes\">EarlyPA<\/jats:italic>\n                    and\n                    <jats:italic toggle=\"yes\">BufW<\/jats:italic>\n                    to further improve performance by exploiting the MRAM unique features of non-destructive read and independent write path. Combining all these techniques together, we boost the MRAM performance by 17% and provide a DRAM-compatible MRAM solution consuming 21% less energy.\n                  <\/jats:p>","DOI":"10.1145\/2667105","type":"journal-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T11:17:14Z","timestamp":1418037434000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Building and Optimizing MRAM-Based Commodity Memories"],"prefix":"10.1145","volume":"11","author":[{"given":"Jue","family":"Wang","sequence":"first","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Xiangyu","family":"Dong","sequence":"additional","affiliation":[{"name":"Qualcomm Technologies, Inc."}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, CA"}]}],"member":"320","published-online":{"date-parts":[[2014,12,8]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.13"},{"key":"e_1_2_1_2_1","volume-title":"Filed","author":"Alam S. M.","year":"2011","unstructured":"S. M. Alam, T. Andre, and D. Gogl. 2012. Memory controller and method for interleaving DRAM and MRAM accesses. Patent No. 2012\/0155160 A1, Filed Dec 16, 2011, Issued Jun 21, 2012."},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 44--46","author":"Bae Y.-C.","key":"e_1_2_1_3_1","unstructured":"Y.-C. Bae, J.-Y. Park, S. J. Rhee, S. B. Ko, Y. Jeong, K.-S. Noh, Y. Son, J. Youn, Y. Chu, H. Cho, M. Kim, D. Yim, H.-C. Kim, S.-H. Jung, H.-I. Choi, S. Yim, J.-B. Lee, J.-S. Choi, and K. On. 2012. A 1.2V 30nm 1.6Gb\/s\/pin 4Gb LPDDR3 SDRAM with input skew calibration and enhanced control scheme. In Proceedings of the International Solid-State Circuits Conference. 44--46."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815978"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168943"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"volume-title":"Proceedings of the International Electron Devices Meeting. 12","author":"Chung S.","key":"e_1_2_1_8_1","unstructured":"S. Chung, K.-M. Rho, S.-D. Kim, H.-J. Suh, D.-J. Kim, H. J. Kim, S. H. Lee, J.-H. Park, H.-M. Hwang, S.-M. Hwang, J. Y. Lee, Y.-B. An, J.-U. Yi, Y.-H. Seo, D.-H. Jung, M.-S. Lee, S.-H. Cho, J.-N. Kim, G.-J. Park, G. Jin, A. Driskill-Smith, V. Nikitin, A. Ong, X. Tang, Y. Kim, J.-S. Rho, S.-K. Park, S.-W. Chung, J.-G. Jeong, and S. J. Hong. 2010. Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application. In Proceedings of the International Electron Devices Meeting. 12.7.1--12.7.4."},{"key":"e_1_2_1_9_1","first-page":"944","article-title":"NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory","volume":"31","author":"Dong X.","year":"2012","unstructured":"X. Dong, C. Xu, Y. Xie, and N. P. Jouppi. 2012. NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 7, 944--1007.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008591"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"},{"key":"e_1_2_1_12_1","volume-title":"Retrieved","author":"EEMBC.","year":"2014","unstructured":"EEMBC. 2014. EEMBC benchmark. Retrieved September 10, 2014 from http:\/\/www.eembc.org\/."},{"key":"e_1_2_1_13_1","unstructured":"V. Gowri. 2014. Samsung Galaxy Tab. AnandTech Review."},{"key":"e_1_2_1_14_1","unstructured":"S. Hellmold. 2013. Delivering nanosecond-class persistent memory. In Flash Memory Summit."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.52944"},{"key":"e_1_2_1_16_1","volume-title":"Retrieved","author":"HPEC.","year":"2006","unstructured":"HPEC. 2006. HPEC benchmark. Retrieved September 10, 2014 from http:\/\/www.omgwiki.org\/hpec\/files\/hpec-challenge\/."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077696"},{"volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 305--316","author":"Hur I.","key":"e_1_2_1_18_1","unstructured":"I. Hur and C. Lin. 2008. A comprehensive approach to DRAM power management. In Proceedings of the International Symposium on High Performance Computer Architecture. 305--316."},{"key":"e_1_2_1_19_1","unstructured":"JEDEC Solid State Technology Association. 2010. Standard JESD209-2E LPDDR2."},{"key":"e_1_2_1_20_1","unstructured":"JEDEC Solid State Technology Association. 2012. Standard JESD209-3 LPDDR3."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1870961"},{"volume-title":"Proceedings of the International Electron Devices Meeting. 24","author":"Kim W.","key":"e_1_2_1_22_1","unstructured":"W. Kim, J. H. Jeong, Y. Kim, W. C. Lim, J-H. Kim, J. H. Park, H. J. Shin, Y. S. Park, K. S. Kim, S. H. Park, Y. J. Lee, K. W. Kim, H. J. Kwon, H. L. Park, H. S. Ahn, S. C. Oh, J. E. Lee, S. O. Park, S. Choi, H.-K. Kang, and C. Chung. 2011. Extended scalability of perpendicular STT-MRAM towards sub-20nm MTJ node. In Proceedings of the International Electron Devices Meeting. 24.1.1--24.1.4."},{"volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 1--12","author":"Kim Y.","key":"e_1_2_1_23_1","unstructured":"Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. 2010. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Proceedings of the International Symposium on High Performance Computer Architecture. 1--12."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337202"},{"volume-title":"Proceedings of the International Symposium on Performance Analysis of Systems and Software, 256--267","author":"Kultursay E.","key":"e_1_2_1_25_1","unstructured":"E. Kultursay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu. 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In Proceedings of the International Symposium on Performance Analysis of Systems and Software, 256--267."},{"key":"e_1_2_1_26_1","volume-title":"Issued","author":"La O.-G.","year":"2002","unstructured":"O.-G. La. 2002. SDRAM having posted CAS function of JEDEC standard. Patent No. 6,483,769, Filed May 2, 2001, Issued Nov 19, 2002."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337161"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337164"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378685"},{"key":"e_1_2_1_33_1","volume-title":"Technical Report CMU-2012-002. Carnegie","author":"Meza J.","year":"2012","unstructured":"J. Meza, J. Li, and O. Mutlu. 2012b. Evaluating Row Buffer Locality in Future Non-Volatile Main Memories. Technical Report CMU-2012-002. Carnegie Mellon University, Pittsburgh, PA."},{"key":"e_1_2_1_34_1","unstructured":"Micron. 2012. 121-Ball LPDDR2-PCM and LPDDR2 MCP."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 133--144","author":"Pandey V.","key":"e_1_2_1_39_1","unstructured":"V. Pandey, W. Jiang, Y. Zhou, and R. Bianchini. 2006. DMA-aware memory energy management. In Proceedings of the International Symposium on High Performance Computer Architecture. 133--144."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2243133"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"volume-title":"Proceedings of the International Electron Devices Meeting. 29","author":"Slaughter J. M.","key":"e_1_2_1_45_1","unstructured":"J. M. Slaughter, N. D. Rizzo, J. Janesky, R. Whig, F. B. Mancoff, D. Houssameddine, J. J. Sun, S. Aggarwal, K. Nagel, S. Deshpande, S. M. Alam, T. Andre, and P. LoPresti. 2012. High density ST-MRAM technology. In Proceedings of the International Electron Devices Meeting. 29.3.1--29.3.4."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014895"},{"key":"e_1_2_1_47_1","volume-title":"SPEC CPU2006","author":"SPEC","year":"2006","unstructured":"SPEC CPU. 2006. SPEC CPU2006. Retrieved September 10, 2014 from http:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 239--249","author":"Sun G.","key":"e_1_2_1_49_1","unstructured":"G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen. 2009. A novel 3D stacked MRAM cache architecture for CMPs. In Proceedings of the International Symposium on High Performance Computer Architecture. 239--249."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 258--259","author":"Tsuchida K.","key":"e_1_2_1_52_1","unstructured":"K. Tsuchida, T. Inaba, K. Fujita, Y. Ueda, T. Shimizu, Y. Asao, T. Kajiyama, M. Iwayama, K. Sugiura, S. Ikegawa, T. Kishi, T. Kai, M. Amano, N. Shimomura, H. Yoda, and Y. Watanabe. 2010. A 64Mb MRAM with clamped-reference and adequate-reference schemes. In Proceedings of the International Solid-State Circuits Conference. 258--259."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594290"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377981"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337163"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.946676"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024415"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2667105","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2667105","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2667105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:31:44Z","timestamp":1763458304000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2667105"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12,8]]},"references-count":62,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,1,9]]}},"alternative-id":["10.1145\/2667105"],"URL":"https:\/\/doi.org\/10.1145\/2667105","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2014,12,8]]},"assertion":[{"value":"2014-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-08-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-12-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}