{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:16:09Z","timestamp":1750306569247,"version":"3.41.0"},"reference-count":44,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T00:00:00Z","timestamp":1417996800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100004318","name":"Microsoft","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004318","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"name":"EU"},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Galician Government under the Consolidation Program of Competitive Reference Groups"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1439021, 0963839, 1409095, 1213052"],"award-info":[{"award-number":["1439021, 0963839, 1409095, 1213052"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Economy and Competitiveness of Spain and FEDER"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2015,1,9]]},"abstract":"<jats:p>On-chip power consumption is one of the fundamental challenges of current technology scaling. Cache memories consume a sizable part of this power, particularly due to leakage energy. STT-RAM is one of several new memory technologies that have been proposed in order to improve power while preserving performance. It features high density and low leakage, but at the expense of write energy and performance. This article explores the use of STT-RAM--based scratchpad memories that trade nonvolatility in exchange for faster and less energetically expensive accesses, making them feasible for on-chip implementation in embedded systems. A novel multiretention scratchpad partitioning is proposed, featuring multiple storage spaces with different retention, energy, and performance characteristics. A customized compiler-based allocation algorithm suitable for use with such a scratchpad organization is described. Our experiments indicate that a multiretention STT-RAM scratchpad can provide energy savings of 53% with respect to an iso-area, hardware-managed SRAM cache.<\/jats:p>","DOI":"10.1145\/2669556","type":"journal-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T16:17:14Z","timestamp":1418055434000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Volatile STT-RAM Scratchpad Design and Data Allocation for Low Energy"],"prefix":"10.1145","volume":"11","author":[{"given":"Gabriel","family":"Rodr\u00edguez","sequence":"first","affiliation":[{"name":"Universidade da Coru\u00f1a, Spain"}]},{"given":"Juan","family":"Touri\u00f1o","sequence":"additional","affiliation":[{"name":"Universidade da Coru\u00f1a, Spain"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, University Park, PA"}]}],"member":"320","published-online":{"date-parts":[[2014,12,8]]},"reference":[{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228438"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039386"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493905"},{"volume-title":"Proceedings of the 29th International Symposium on Computer Architecture. 148--157","author":"Flautner K.","key":"e_1_2_1_13_1","unstructured":"K. Flautner , N. S. Kim , S. M. Martin , D. Blaauw , and T. N. Mudge . 2002. Drowsy caches: Simple techniques for reducing leakage power . In Proceedings of the 29th International Symposium on Computer Architecture. 148--157 . K. Flautner, N. S. Kim, S. M. Martin, D. Blaauw, and T. N. Mudge. 2002. Drowsy caches: Simple techniques for reducing leakage power. In Proceedings of the 29th International Symposium on Computer Architecture. 148--157."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816012"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.77"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_2_1_17_1","volume-title":"Technical Report SAND2009-5574","author":"Heroux M. A.","year":"2009","unstructured":"M. A. Heroux , D. W. Doerfler , P. S. Crozier , J. M. Willenbring , H. C. Edwards , A. Williams , 2009 . Improving Performance via Mini-applications . Technical Report SAND2009-5574 . Sandia National Laboratories, Albuquerque, NM. M. A. Heroux, D. W. Doerfler, P. S. Crozier, J. M. Willenbring, H. C. Edwards, A. Williams, et al. 2009. Improving Performance via Mini-applications. Technical Report SAND2009-5574. Sandia National Laboratories, Albuquerque, NM."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202700"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560019"},{"key":"e_1_2_1_20_1","unstructured":"ITRS. 2012. International Technology Roadmap for Semiconductors. Retrieved from http:\/\/www.itrs.net\/Links\/2012ITRS\/Home2012.htm.  ITRS. 2012. International Technology Roadmap for Semiconductors. Retrieved from http:\/\/www.itrs.net\/Links\/2012ITRS\/Home2012.htm."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380487"},{"volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software. 256--267","author":"Kultursay E.","key":"e_1_2_1_23_1","unstructured":"E. Kultursay , M. T. Kandemir , A. Sivasubramaniam , and O. Mutlu . 2013. Evaluating STT-RAM as an energy-efficient main memory alternative . In Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software. 256--267 . E. Kultursay, M. T. Kandemir, A. Sivasubramaniam, and O. Mutlu. 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software. 256--267."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"volume-title":"Proceedings of the 30th Annual IEEE\/ACM International Symposium on Microarchitecture. 330--335","author":"Lee C.","key":"e_1_2_1_25_1","unstructured":"C. Lee , M. Potkonjak , and W. H. Mangione-Smith . 1997. MediaBench: A tool for evaluating and synthesizing multimedia and communication systems . In Proceedings of the 30th Annual IEEE\/ACM International Symposium on Microarchitecture. 330--335 . C. Lee, M. Potkonjak, and W. H. Mangione-Smith. 1997. MediaBench: A tool for evaluating and synthesizing multimedia and communication systems. In Proceedings of the 30th Annual IEEE\/ACM International Symposium on Microarchitecture. 330--335."},{"volume-title":"Proceedings of Design, Automation and Test in Europe. 1247--1250","author":"Li J.","key":"e_1_2_1_26_1","unstructured":"J. Li , L. Shi , Q. Li , C. J. Xue , Y. Chen , and Y. Xu . 2013b. Cache coherence enabled adaptive refresh for volatile STT-RAM . In Proceedings of Design, Automation and Test in Europe. 1247--1250 . J. Li, L. Shi, Q. Li, C. J. Xue, Y. Chen, and Y. Xu. 2013b. Cache coherence enabled adaptive refresh for volatile STT-RAM. In Proceedings of Design, Automation and Test in Europe. 1247--1250."},{"volume-title":"Proceedings of the 18th Asia and South Pacific Design Automation Conference. 273--278","author":"Li Q.","key":"e_1_2_1_27_1","unstructured":"Q. Li , J. Li , L. Shi , C. J. Xue , Y. Chen , and Y. He . 2013a. Compiler-assisted refresh minimization for volatile STT-RAM cache . In Proceedings of the 18th Asia and South Pacific Design Automation Conference. 273--278 . Q. Li, J. Li, L. Shi, C. J. Xue, Y. Chen, and Y. He. 2013a. Compiler-assisted refresh minimization for volatile STT-RAM cache. In Proceedings of the 18th Asia and South Pacific Design Automation Conference. 273--278."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/INTERACT.2012.6339622"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"e_1_2_1_32_1","volume-title":"Technical Report HPL-2009-85. HP Laboratories","author":"Muralimanohar N.","year":"2009","unstructured":"N. Muralimanohar , R. Balasubramonian , and N. P. Jouppi . 2009 . CACTI 6.0: A Tool to Model Large Caches . Technical Report HPL-2009-85. HP Laboratories , Palo Alto, CA . N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi. 2009. CACTI 6.0: A Tool to Model Large Caches. Technical Report HPL-2009-85. HP Laboratories, Palo Alto, CA."},{"volume-title":"Proceedings of the European Design and Test Conference. 7--11","author":"Panda P. R.","key":"e_1_2_1_33_1","unstructured":"P. R. Panda , N. D. Dutt , and A. Nicolau . 1997. Efficient utilization of scratch-pad memory in embedded processor applications . In Proceedings of the European Design and Test Conference. 7--11 . P. R. Panda, N. D. Dutt, and A. Nicolau. 1997. Efficient utilization of scratch-pad memory in embedded processor applications. In Proceedings of the European Design and Test Conference. 7--11."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379049"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1462872"},{"volume-title":"Proceedings of the International Conference on Computational Science. 1045--1054","author":"Shaffer A.","key":"e_1_2_1_38_1","unstructured":"A. Shaffer , B. Einfalt , and P. Raghavan . 2010. PFFTC: An improved fast Fourier transform for the IBM cell broadband engine . In Proceedings of the International Conference on Computational Science. 1045--1054 . A. Shaffer, B. Einfalt, and P. Raghavan. 2010. PFFTC: An improved fast Fourier transform for the IBM cell broadband engine. In Proceedings of the International Conference on Computational Science. 1045--1054."},{"volume-title":"Proceedings of the 17th International Conference on High-Performance Computer Architecture. 50--61","author":"Smullen C. W.","key":"e_1_2_1_39_1","unstructured":"C. W. Smullen , V. Mohan , A. Nigam , S. Gurumurthi , and M. R. Stan . 2011a. Relaxing non-volatility for fast and energy-efficient STT-RAM caches . In Proceedings of the 17th International Conference on High-Performance Computer Architecture. 50--61 . C. W. Smullen, V. Mohan, A. Nigam, S. Gurumurthi, and M. R. Stan. 2011a. Relaxing non-volatility for fast and energy-efficient STT-RAM caches. In Proceedings of the 17th International Conference on High-Performance Computer Architecture. 50--61."},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 318--325","author":"Smullen C. W.","key":"e_1_2_1_40_1","unstructured":"C. W. Smullen , A. Nigam , S. Gurumurthi , and M. R. Stan . 2011b. The STeTSiMS STT-RAM simulation and modeling system . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 318--325 . C. W. Smullen, A. Nigam, S. Gurumurthi, and M. R. Stan. 2011b. The STeTSiMS STT-RAM simulation and modeling system. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 318--325."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems. 1244--1247","author":"Wang P.","key":"e_1_2_1_45_1","unstructured":"P. Wang , G. Sun , T. Wang , Y. Xie , and J. Cong . 2013. Designing scratchpad memory architecture with emerging STT-RAM memory technologies . In Proceedings of the IEEE International Symposium on Circuits and Systems. 1244--1247 . P. Wang, G. Sun, T. Wang, Y. Xie, and J. Cong. 2013. Designing scratchpad memory architecture with emerging STT-RAM memory technologies. In Proceedings of the IEEE International Symposium on Circuits and Systems. 1244--1247."},{"volume-title":"Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing. 1--10","author":"Yanamandra A.","key":"e_1_2_1_46_1","unstructured":"A. Yanamandra , B. Cover , P. Raghavan , M. J. Irwin , and M. T. Kandemir . 2008. Evaluating the role of scratchpad memories in chip multiprocessors for sparse matrix computations . In Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing. 1--10 . A. Yanamandra, B. Cover, P. Raghavan, M. J. Irwin, and M. T. Kandemir. 2008. Evaluating the role of scratchpad memories in chip multiprocessors for sparse matrix computations. In Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing. 1--10."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2669556","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2669556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:19Z","timestamp":1750227199000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2669556"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12,8]]},"references-count":44,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,1,9]]}},"alternative-id":["10.1145\/2669556"],"URL":"https:\/\/doi.org\/10.1145\/2669556","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2014,12,8]]},"assertion":[{"value":"2014-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}