{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:16:17Z","timestamp":1750306577590,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,9,9]],"date-time":"2014-09-09T00:00:00Z","timestamp":1410220800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,9,9]]},"DOI":"10.1145\/2674095.2674096","type":"proceedings-article","created":{"date-parts":[[2015,6,12]],"date-time":"2015-06-12T18:43:54Z","timestamp":1434134634000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Performance Evaluation of Dynamic Circuit Specialization on Xilinx FPGAs"],"prefix":"10.1145","author":[{"given":"Amit","family":"Kulkarni","sequence":"first","affiliation":[{"name":"ELIS department, Computer Systems Lab, Ghent University, Sint-Pietersnieuwstraat 41, Ghent B-9000, Belgium"}]},{"given":"Karel","family":"Heyse","sequence":"additional","affiliation":[{"name":"ELIS department, Computer Systems Lab, Ghent University, Sint-Pietersnieuwstraat 41, Ghent B-9000, Belgium"}]},{"given":"Tom","family":"Davidson","sequence":"additional","affiliation":[{"name":"ELIS department, Computer Systems Lab, Ghent University, Sint-Pietersnieuwstraat 41, Ghent B-9000, Belgium"}]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[{"name":"ELIS department, Computer Systems Lab, Ghent University, Sint-Pietersnieuwstraat 41, Ghent B-9000, Belgium"}]}],"member":"320","published-online":{"date-parts":[[2014,9,9]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.5555\/1874620.1874856"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/2003695.2003703"},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAS. In Field Programmable Logic and Applications, 2006. FPL '06. International Conference on","author":"Lysaght P.","year":"2006","unstructured":"P. Lysaght , B. Blodget , J. Mason , J. Young , and B. Bridgford . Invited paper: Enhanced Architectures , Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAS. In Field Programmable Logic and Applications, 2006. FPL '06. International Conference on , pages 1 -- 6 , Aug 2006 . P. Lysaght, B. Blodget, J. Mason, J. Young, and B. Bridgford. Invited paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAS. In Field Programmable Logic and Applications, 2006. FPL '06. International Conference on, pages 1--6, Aug 2006."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/FPL.2010.18"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/2491477.2491479"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1007\/978-3-642-28365-9_32"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.5555\/1792354.1792441"},{"unstructured":"LogiCORE ip Processor Local Bus (PLB) v4.6 (v1.05a).  LogiCORE ip Processor Local Bus (PLB) v4.6 (v1.05a).","key":"e_1_3_2_1_8_1"},{"unstructured":"LogiCORE IP On-Chip Peripheral Bus V2.0 with OPB Arbiter (v1.00d).  LogiCORE IP On-Chip Peripheral Bus V2.0 with OPB Arbiter (v1.00d).","key":"e_1_3_2_1_9_1"},{"unstructured":"PowerPC Processor Reference Guide (ug011).  PowerPC Processor Reference Guide (ug011).","key":"e_1_3_2_1_10_1"},{"unstructured":"AXI Reference Guide (ug761).  AXI Reference Guide (ug761).","key":"e_1_3_2_1_11_1"},{"unstructured":"Virtex-5 Family Overview (ds100).  Virtex-5 Family Overview (ds100).","key":"e_1_3_2_1_12_1"},{"unstructured":"Virtex-II Pro and Virtex-II Pro X FPGA User Guide (ug012).  Virtex-II Pro and Virtex-II Pro X FPGA User Guide (ug012).","key":"e_1_3_2_1_13_1"},{"unstructured":"Zynq-7000 All Programmable SoC Overview (ds190).  Zynq-7000 All Programmable SoC Overview (ds190).","key":"e_1_3_2_1_14_1"}],"event":{"sponsor":["FPGAworld Academic Conference","SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"FPGAWorld '14","name":"FPGAWorld '14: FPGA World Conference 2014","location":"Stockholm and Copenhagen Sweden"},"container-title":["Proceedings of the FPGA World Conference 2014"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2674095.2674096","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2674095.2674096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:38Z","timestamp":1750227218000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2674095.2674096"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,9]]},"references-count":14,"alternative-id":["10.1145\/2674095.2674096","10.1145\/2674095"],"URL":"https:\/\/doi.org\/10.1145\/2674095.2674096","relation":{},"subject":[],"published":{"date-parts":[[2014,9,9]]},"assertion":[{"value":"2014-09-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}