{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T01:55:09Z","timestamp":1767923709919,"version":"3.49.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T00:00:00Z","timestamp":1417996800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Basic Research 973 Program of China","award":["2011CB302301"],"award-info":[{"award-number":["2011CB302301"]}]},{"name":"U.S. NSF","award":["NSF-CNS-1116606, NSF-CNS-1016609, NSF-IIS-0916859, and NSF-CCF-0937993"],"award-info":[{"award-number":["NSF-CNS-1116606, NSF-CNS-1016609, NSF-IIS-0916859, and NSF-CCF-0937993"]}]},{"name":"Fundamental Research Funds for the Central Universities"},{"name":"863 project No. 2013AA013203"},{"name":"Changjiang innovative group of Education of China No. IRT0725"},{"name":"NSFC Nos. 61025008, 61232004, 61173043 and 61303046"},{"name":"HUST: 2013TS042"},{"name":"Key Laboratory of Information Storage System, Ministry of Education"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2015,1,9]]},"abstract":"<jats:p>Compared with either block or page-mapping Flash Translation Layer (FTL), hybrid-mapping FTL for flash Solid State Disks (SSDs), such as Fully Associative Section Translation (FAST), has relatively high space efficiency because of its smaller mapping table than the latter and higher flexibility than the former. As a result, hybrid-mapping FTL has become the most commonly used scheme in SSDs. But the hybrid-mapping FTL incurs a large number of costly full-merge operations. Thus, a critical challenge to hybrid-mapping FTL is how to reduce the cost of full-merge operations and improve partial merge operations and switch operations. In this article, we propose a novel FTL scheme, called Virtual Block-based Parallel FAST (VBP-FAST), that divides flash area into Virtual Blocks (VBlocks) and Physical Blocks (PBlocks) where VBlocks are used to fully exploit channel-level, die-level, and plane-level parallelism of flash. Leveraging these three levels of parallelism, the cost of full merge in VBP-FAST is significantly reduced from that of FAST. In the meantime, VBP-FAST uses PBlocks to retain the advantages of partial merge and switch operations. Our extensive trace-driven simulation results show that VBP-FAST speeds up FAST by a factor of 5.3--8.4 for random workloads and of 1.7 for sequential workloads with channel-level, die-level, and plane-level parallelism of 8, 2, and 2 (i.e., eight channels, two dies, and two planes).<\/jats:p>","DOI":"10.1145\/2677160","type":"journal-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T16:17:14Z","timestamp":1418055434000},"page":"1-19","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Improving Hybrid FTL by Fully Exploiting Internal SSD Parallelism with Virtual Blocks"],"prefix":"10.1145","volume":"11","author":[{"given":"Dan","family":"He","sequence":"first","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China, Nanchang Hangkong University"}]},{"given":"Fang","family":"Wang","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Hong","family":"Jiang","sequence":"additional","affiliation":[{"name":"Department of Computer Science &amp; Engineering, University of Nebraska-Lincoln"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Jing Ning","family":"Liu","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Wei","family":"Tong","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Zheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, Wuhan, China"}]}],"member":"320","published-online":{"date-parts":[[2014,12,8]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the USENIX Technical Conference. USENIX Association Berkeley, CA. 57--70","author":"Agrawal Nitin","year":"2008"},{"key":"e_1_2_1_2_1","volume-title":"April","author":"Ban A.","year":"1995"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of HPCA\u201911","author":"Chen F.","year":"2011"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2367589.2367598"},{"key":"e_1_2_1_5_1","first-page":"507","article-title":"2009. KAST: K-associative sector translation for NAND flash memory in real-time systems. In Proceedings of DATE\u201909, Nice","volume":"5090717","author":"Cho H.","year":"2009","journal-title":"France. Article"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/11802167_41"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2009.03.005"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2010.5496970"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"e_1_2_1_11_1","unstructured":"Huazhong University of Science and Technology website. Retrieved May 2012 from http:\/\/storage.hust.edu.cn\/SSDsim.  Huazhong University of Science and Technology website. Retrieved May 2012 from http:\/\/storage.hust.edu.cn\/SSDsim."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2644865.2541959"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937215"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1721695.1721706"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of Hot Storage. USENIX Association Berkeley, CA, 9 pages.","author":"Jung M."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337206"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2002.1010143"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.76"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of IWSSPS\u201909","author":"Koo D."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1453775.1453783"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989323.1989325"},{"key":"e_1_2_1_23_1","unstructured":"Microsoft Enterprise Traces. Retrieved October 2011 from http:\/\/iotta.snia.org\/traces\/list\/BlockIO.  Microsoft Enterprise Traces. Retrieved October 2011 from http:\/\/iotta.snia.org\/traces\/list\/BlockIO."},{"key":"e_1_2_1_24_1","unstructured":"Microsoft Production Server Traces. http:\/\/iotta.snia.org\/traces\/.  Microsoft Production Server Traces. http:\/\/iotta.snia.org\/traces\/."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1376804.1376806"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.5278005"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1982185.1982262"},{"key":"e_1_2_1_28_1","unstructured":"Samsung Corporation. 2007. K9XXG08XXM Flash Memory Specification. (2007). Retrieved from http:\/\/www.samsung.com\/global\/system\/business\/semiconductor\/product\/2007\/6\/11\/NANDFlash\/SLC_LargeBlock\/8Gbit\/K9F8G08U0M\/ds_k9f8g08x0m_rev10.pdf.  Samsung Corporation. 2007. K9XXG08XXM Flash Memory Specification. (2007). Retrieved from http:\/\/www.samsung.com\/global\/system\/business\/semiconductor\/product\/2007\/6\/11\/NANDFlash\/SLC_LargeBlock\/8Gbit\/K9F8G08U0M\/ds_k9f8g08x0m_rev10.pdf."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542324"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416650"},{"key":"e_1_2_1_31_1","unstructured":"UMass Trace Repository. Retrieved October 2011 from http:\/\/traces.cs.umass.edu.  UMass Trace Repository. Retrieved October 2011 from http:\/\/traces.cs.umass.edu."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2677160","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2677160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:11:56Z","timestamp":1750227116000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2677160"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12,8]]},"references-count":31,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,1,9]]}},"alternative-id":["10.1145\/2677160"],"URL":"https:\/\/doi.org\/10.1145\/2677160","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12,8]]},"assertion":[{"value":"2014-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}