{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:25Z","timestamp":1750308565078,"version":"3.41.0"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2015,1,21]],"date-time":"2015-01-21T00:00:00Z","timestamp":1421798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"City University of Hong Kong [Project No. 7002842]"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2015,1,21]]},"abstract":"<jats:p>A cyber-physical system (CPS) is a desirable computing platform for many industrial and scientific applications, such as industrial process monitoring, environmental monitoring, chemical processes, and battlefield surveillance. The application of CPSs has two challenges: First, CPSs often include a number of sensor nodes. Update of preloaded code on remote sensor nodes powered by batteries is extremely energy consuming. The code update issue in the energy-sensitive CPS must be carefully considered. Second, CPSs are often real-time embedded systems with real-time properties. Worst-case execution time (WCET) is one of the most important metrics in real-time system design. Whereas existing works only consider one of these two challenges at a time, in this article, a compiler optimization\u2014joint WCET and update-conscious compilation, or WUCC\u2014is proposed to jointly consider WCET and code update for CPSs. The novelty of the proposed approach is that the WCET problem and code update problem are considered concurrently such that a balanced solution with minimal WCET and minimal code difference can be achieved. The experimental results show that the proposed technique can minimize WCET and code difference effectively.<\/jats:p>","DOI":"10.1145\/2680539","type":"journal-article","created":{"date-parts":[[2015,1,28]],"date-time":"2015-01-28T14:05:51Z","timestamp":1422453951000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Joint WCET and Update Activity Minimization for Cyber-Physical Systems"],"prefix":"10.1145","volume":"14","author":[{"given":"Yazhi","family":"Huang","sequence":"first","affiliation":[{"name":"City University of Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengying","family":"Zhao","sequence":"additional","affiliation":[{"name":"City University of Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"City University of Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,1,21]]},"reference":[{"volume-title":"Proceedings of the Real-Time Systems Symposium (RTSS\u201994)","author":"Arnod R.","key":"e_1_2_1_1_1","unstructured":"R. Arnod , F. Muller , D. Whalley , and M. Harmon . 1994. Bounding worst-case instruction cache performance . In Proceedings of the Real-Time Systems Symposium (RTSS\u201994) . 172--181. R. Arnod, F. Muller, D. Whalley, and M. Harmon. 1994. Bounding worst-case instruction cache performance. In Proceedings of the Real-Time Systems Symposium (RTSS\u201994). 172--181."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380201005"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366283.1366294"},{"volume-title":"Wireless Sensor Networks: Architectures and Protocols","author":"Callaway E. H.","key":"e_1_2_1_5_1","unstructured":"E. H. Callaway . 2003. Wireless Sensor Networks: Architectures and Protocols . CRC Press , Boca Raton, FL . E. H. Callaway. 2003. Wireless Sensor Networks: Architectures and Protocols. CRC Press, Boca Raton, FL."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/0096-0551(81)90048-5"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038642.2038692"},{"key":"e_1_2_1_8_1","volume-title":"Retrieved","author":"CSAIL.","year":"2013","unstructured":"CSAIL. 2013 a. CarTel . Retrieved October 29, 2014, from http:\/\/cartel.csail.mit.edu\/. CSAIL. 2013a. CarTel. Retrieved October 29, 2014, from http:\/\/cartel.csail.mit.edu\/."},{"key":"e_1_2_1_9_1","volume-title":"Retrieved","author":"CSAIL.","year":"2013","unstructured":"CSAIL. 2013 b. The Distributed Robotics Garden . Retrieved October 29, 2014, from http:\/\/people.csail.mit.edu\/nikolaus\/drg\/. CSAIL. 2013b. The Distributed Robotics Garden. Retrieved October 29, 2014, from http:\/\/people.csail.mit.edu\/nikolaus\/drg\/."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.37"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1182807.1182810"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630100"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038722"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/229542.229546"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065610"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199608)26:8%3C929::AID-SPE40%3E3.3.CO;2-K"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.2528\/PIERB08122303"},{"volume-title":"Proceedings of the 16th IEEE Real-Time Systems Symposium (RTSS\u201995)","author":"Healy C. A.","key":"e_1_2_1_18_1","unstructured":"C. A. Healy , D. B. Whalley , and M. G. Harmon . 1995. Integrating the timing analysis of pipelining and instruction caching . In Proceedings of the 16th IEEE Real-Time Systems Symposium (RTSS\u201995) . 288--297. C. A. Healy, D. B. Whalley, and M. G. Harmon. 1995. Integrating the timing analysis of pipelining and instruction caching. In Proceedings of the 16th IEEE Real-Time Systems Symposium (RTSS\u201995). 288--297."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MOBHOC.2009.5337000"},{"volume-title":"Proceedings of the 2011 16th Asia and South Pacific Design Automation Conference (ASP-DAC\u201911)","author":"Huang Y.","key":"e_1_2_1_20_1","unstructured":"Y. Huang , T. Liu , and C. Xue . 2011. Register allocation for write activity minimization on non-volatile main memory . In Proceedings of the 2011 16th Asia and South Pacific Design Automation Conference (ASP-DAC\u201911) . 129--134. Y. Huang, T. Liu, and C. Xue. 2011. Register allocation for write activity minimization on non-volatile main memory. In Proceedings of the 2011 16th Asia and South Pacific Design Automation Conference (ASP-DAC\u201911). 129--134."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248418.2248424"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605408"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JCN.2000.6596708"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605407"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2008.25"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250778"},{"volume-title":"Proceedings of the Real-Time Systems Symposium (RTSS\u201994)","author":"Lim S. S.","key":"e_1_2_1_27_1","unstructured":"S. S. Lim , Y. H. Bae , G. T. Jang , B. D. Rhee , S. L. Min , C. Y. Park , H. Shin , K. Park , and C. S. Kim . 1994. An accurate worst case timing analysis technique for RISC processors . In Proceedings of the Real-Time Systems Symposium (RTSS\u201994) . 97--108. S. S. Lim, Y. H. Bae, G. T. Jang, B. D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, and C. S. Kim. 1994. An accurate worst case timing analysis technique for RISC processors. In Proceedings of the Real-Time Systems Symposium (RTSS\u201994). 97--108."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2009.59"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.11"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/1444451.1445675"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2010.65"},{"volume-title":"Proceedings of the 2011 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201911)","author":"Liu T.","key":"e_1_2_1_32_1","unstructured":"T. Liu , A. Orailoglu , C. Xue , and M. Li . 2011a. Register allocation for simultaneous reduction of energy and peak temperature on registers . In Proceedings of the 2011 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201911) . 1--6. T. Liu, A. Orailoglu, C. Xue, and M. Li. 2011a. Register allocation for simultaneous reduction of energy and peak temperature on registers. In Proceedings of the 2011 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201911). 1--6."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2011.05.006"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9139-4"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2539036.2539046"},{"key":"e_1_2_1_36_1","volume-title":"Retrieved","author":"National Science Foundation.","year":"2008","unstructured":"National Science Foundation. 2008 . Cyber-Physical Systems . Retrieved October 29, 2014, from http:\/\/www.nsf.gov\/pubs\/2008\/nsf08611\/nsf08611.pdf. National Science Foundation. 2008. Cyber-Physical Systems. Retrieved October 29, 2014, from http:\/\/www.nsf.gov\/pubs\/2008\/nsf08611\/nsf08611.pdf."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038724"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330250"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2006.32"},{"volume-title":"Proceedings of Design, Automation, and Test in Europe (DATE\u201907)","author":"Puaut I.","key":"e_1_2_1_40_1","unstructured":"I. Puaut and C. Pais . 2007. Scratchpad memories vs locked caches in hard real-time systems: A quantitative comparison . In Proceedings of Design, Automation, and Test in Europe (DATE\u201907) . 1484--1489. I. Puaut and C. Pais. 2007. Scratchpad memories vs locked caches in hard real-time systems: A quantitative comparison. In Proceedings of Design, Automation, and Test in Europe (DATE\u201907). 1484--1489."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/1551877.1551881"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837461"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/941350.941359"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996875"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1031495.1031518"},{"key":"e_1_2_1_46_1","volume-title":"Retrieved","author":"OS.","year":"2013","unstructured":"Tiny OS. 2013 . TinyOS Home Page . Retrieved October 29, 2014, from http:\/\/www.tinyos.net. TinyOS. 2013. TinyOS Home Page. Retrieved October 29, 2014, from http:\/\/www.tinyos.net."},{"volume-title":"Retrieved","year":"2013","key":"e_1_2_1_47_1","unstructured":"Trimaran. 2013 . Trimaran Home Page . Retrieved October 29, 2014, from http:\/\/www.trimaran.org. Trimaran. 2013. Trimaran Home Page. Retrieved October 29, 2014, from http:\/\/www.trimaran.org."},{"key":"e_1_2_1_48_1","volume-title":"Retrieved","author":"U. S. Department of Energy.","year":"2003","unstructured":"U. S. Department of Energy. 2003 . Grid 2030: A National Vision for Electricity\u2019s Second 100 Years . Retrieved October 29, 2014, from http:\/\/www.ferc.gov\/eventcalendar\/files\/20050608125055-grid-2030.pdf U. S. Department of Energy. 2003. Grid 2030: A National Vision for Electricity\u2019s Second 100 Years. Retrieved October 29, 2014, from http:\/\/www.ferc.gov\/eventcalendar\/files\/20050608125055-grid-2030.pdf"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1879021.1879030"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCSW.2009.13"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254766.1254801"},{"key":"e_1_2_1_52_1","volume-title":"Retrieved","author":"Yang C. O.","year":"2013","unstructured":"C. O. Yang . 2013 . Cyber-Physical System: Real-Time Internet-Based Structure Health Monitoring System . Retrieved October 29, 2014, from http:\/\/opensiuc.lib.siu.edu\/dissertations\/111\/. C. O. Yang. 2013. Cyber-Physical System: Real-Time Internet-Based Structure Health Monitoring System. Retrieved October 29, 2014, from http:\/\/opensiuc.lib.siu.edu\/dissertations\/111\/."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.11.006"},{"volume-title":"Proceedings of the Real-Time and Embedded Technology and Applications Symposium (RTAS\u201904)","author":"Zhao W.","key":"e_1_2_1_54_1","unstructured":"W. Zhao , P. Kulkarni , D. Whalley , C. Healy , F. Mueller , and G. Uh . 2004. Tuning the WCET of embedded applications . In Proceedings of the Real-Time and Embedded Technology and Applications Symposium (RTAS\u201904) . 472--481. W. Zhao, P. Kulkarni, D. Whalley, C. Healy, F. Mueller, and G. Uh. 2004. Tuning the WCET of embedded applications. In Proceedings of the Real-Time and Embedded Technology and Applications Symposium (RTAS\u201904). 472--481."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2680539","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2680539","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:15Z","timestamp":1750273455000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2680539"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1,21]]},"references-count":53,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,1,21]]}},"alternative-id":["10.1145\/2680539"],"URL":"https:\/\/doi.org\/10.1145\/2680539","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2015,1,21]]},"assertion":[{"value":"2013-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}