{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:16:07Z","timestamp":1750306567932,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,2,22]],"date-time":"2015-02-22T00:00:00Z","timestamp":1424563200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,2,22]]},"DOI":"10.1145\/2684746.2689058","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T13:19:52Z","timestamp":1423574392000},"page":"218-227","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Automatic Time-Redundancy Transformation for Fault-Tolerant Circuits"],"prefix":"10.1145","author":[{"given":"Dmitry","family":"Burlyaev","sequence":"first","affiliation":[{"name":"University of Grenoble Alpes & Inria, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Fradet","sequence":"additional","affiliation":[{"name":"University of Grenoble Alpes & Inria, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alain","family":"Girault","sequence":"additional","affiliation":[{"name":"University of Grenoble Alpes & Inria, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.736549"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738394"},{"key":"e_1_3_2_1_4_1","first-page":"43","volume-title":"Princeton Univ. Press","author":"von Neumann J.","year":"1956","unstructured":"J. von Neumann , \"Probabilistic logic and the synthesis of reliable organisms from unreliable components,\" Automata Studies , Princeton Univ. Press , pp. 43 -- 98 , 1956 . J. von Neumann, \"Probabilistic logic and the synthesis of reliable organisms from unreliable components,\" Automata Studies, Princeton Univ. Press, pp. 43--98, 1956."},{"key":"e_1_3_2_1_5_1","volume-title":"Single-event upset mitigation selection guide,\" Xilinx Application Note XAPP987","author":"Bridgford B.","year":"2008","unstructured":"B. Bridgford , C. Carmichael , and C. W. Tseng , \" Single-event upset mitigation selection guide,\" Xilinx Application Note XAPP987 , vol. 1 , 2008 . B. Bridgford, C. Carmichael, and C. W. Tseng, \"Single-event upset mitigation selection guide,\" Xilinx Application Note XAPP987, vol. 1, 2008."},{"key":"e_1_3_2_1_6_1","first-page":"5","article-title":"Creating highly reliable FPGA designs","volume":"1","author":"Sutton A.","year":"2013","unstructured":"A. Sutton , \" Creating highly reliable FPGA designs ,\" Military & Aerospace Technical Bullentin , vol. 1 , pp. 5 -- 7 , 2013 . A. Sutton, \"Creating highly reliable FPGA designs,\" Military & Aerospace Technical Bullentin, vol. 1, pp. 5--7, 2013.","journal-title":"Military & Aerospace Technical Bullentin"},{"key":"e_1_3_2_1_7_1","volume-title":"August","author":"Microsemi Corporation","year":"2011","unstructured":"\"Neutron-induced single event upset SEU,\" Microsemi Corporation , no. 55800021-0\/8.11 , August 2011 . \"Neutron-induced single event upset SEU,\" Microsemi Corporation, no. 55800021-0\/8.11, August 2011."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2167242"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"e_1_3_2_1_10_1","first-page":"198","volume-title":"Workshop on Defect and Fault Tolerance in VLSI Systems","author":"Hsu Y.-M.","year":"1995","unstructured":"Y.-M. Hsu , V. Piuri , and E. Swartzlander , \" Efficient time redundancy for error correcting units and convolvers,\" in Int . Workshop on Defect and Fault Tolerance in VLSI Systems , 1995 , pp. 198 -- 206 . Y.-M. Hsu, V. Piuri, and E. Swartzlander, \"Efficient time redundancy for error correcting units and convolvers,\" in Int. Workshop on Defect and Fault Tolerance in VLSI Systems, 1995, pp. 198--206."},{"key":"e_1_3_2_1_11_1","first-page":"250","volume-title":"Proceedings. 18th IEEE International Symposium on","author":"Townsend W.","year":"2003","unstructured":"W. Townsend , J. Abraham , and E. Swartzlander , \" Quadruple time redundancy adders {error correcting adder},\" in Defect and Fault Tolerance in VLSI Systems, 2003 . Proceedings. 18th IEEE International Symposium on , Nov 2003 , pp. 250 -- 256 . W. Townsend, J. Abraham, and E. Swartzlander, \"Quadruple time redundancy adders {error correcting adder},\" in Defect and Fault Tolerance in VLSI Systems, 2003. Proceedings. 18th IEEE International Symposium on, Nov 2003, pp. 250--256."},{"key":"e_1_3_2_1_12_1","volume-title":"Time redundancy processor with a tolerance to transient faults caused by electromagnetic waves,\" DSN","author":"Makoto K.","year":"2007","unstructured":"K. Makoto , A. Masayuki , F. Satoshi , and I. Kazuhiko , \" Time redundancy processor with a tolerance to transient faults caused by electromagnetic waves,\" DSN , 2007 . K. Makoto, A. Masayuki, F. Satoshi, and I. Kazuhiko, \"Time redundancy processor with a tolerance to transient faults caused by electromagnetic waves,\" DSN, 2007."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/795672.796966"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"M. Nicolaidis \"Time redundancy based soft-error tolerance to rescue nanometer technologies \" in 17th IEEE VLSI Test Symposium 1999 pp. 86--94. M. Nicolaidis \"Time redundancy based soft-error tolerance to rescue nanometer technologies \" in 17th IEEE VLSI Test Symposium 1999 pp. 86--94.","DOI":"10.1109\/VTEST.1999.766651"},{"key":"e_1_3_2_1_15_1","first-page":"237","volume-title":"Design","author":"Anghel L.","year":"2000","unstructured":"L. Anghel , D. Alexandrescu , and M. Nicolaidis , \" Evaluation of a soft error tolerance technique based on time and\/or space redundancy,\" in 13th Symp. on Integrated Circuits and Syst . Design , 2000 , pp. 237 -- 242 . L. Anghel, D. Alexandrescu, and M. Nicolaidis, \"Evaluation of a soft error tolerance technique based on time and\/or space redundancy,\" in 13th Symp. on Integrated Circuits and Syst. Design, 2000, pp. 237--242."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1208686"},{"key":"e_1_3_2_1_17_1","first-page":"7","volume-title":"Symp. on Microarchitecture, MICRO-36","author":"Ernst D.","year":"2003","unstructured":"D. Ernst : a low-power pipeline based on circuit-level timing speculation,\" in Int . Symp. on Microarchitecture, MICRO-36 ., Dec 2003 , pp. 7 -- 18 . D. Ernst et al., \"Razor: a low-power pipeline based on circuit-level timing speculation,\" in Int. Symp. on Microarchitecture, MICRO-36., Dec 2003, pp. 7--18."},{"key":"e_1_3_2_1_18_1","first-page":"185","volume-title":"Conf. on Dependable Systems Networks","author":"Avirneni N.","year":"2009","unstructured":"N. Avirneni , V. Subramanian , and A. Somani , \" Low overhead soft error mitigation techniques for high-performance and aggressive systems,\" in Int . Conf. on Dependable Systems Networks , June 2009 , pp. 185 -- 194 . N. Avirneni, V. Subramanian, and A. Somani, \"Low overhead soft error mitigation techniques for high-performance and aggressive systems,\" in Int. Conf. on Dependable Systems Networks, June 2009, pp. 185--194."},{"key":"e_1_3_2_1_19_1","first-page":"436","article-title":"A study of time-redundant fault tolerance techniques for high-performance pipelined computers","author":"Sohi G.","year":"1989","unstructured":"G. Sohi , M. Franklin , and K. Saluja , \" A study of time-redundant fault tolerance techniques for high-performance pipelined computers ,\" in FTCS-19 , June 1989 , pp. 436 -- 443 . G. Sohi, M. Franklin, and K. Saluja, \"A study of time-redundant fault tolerance techniques for high-performance pipelined computers,\" in FTCS-19, June 1989, pp. 436--443.","journal-title":"FTCS-19"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228585"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216950"},{"key":"e_1_3_2_1_22_1","unstructured":"K. S. McElvain \"Circuits with modular redundancy and methods and apparatuses for their automated synthesis \" Synplicity Inc. Patent No. US007200822B1 April 2007. K. S. McElvain \"Circuits with modular redundancy and methods and apparatuses for their automated synthesis \" Synplicity Inc. Patent No. US007200822B1 April 2007."},{"volume-title":"The coq proof assistant, software and documentation","year":"1989","key":"e_1_3_2_1_23_1","unstructured":"Coq development team. The coq proof assistant, software and documentation available at http:\/\/coq.inria.fr\/, 1989 -2014. Coq development team. The coq proof assistant, software and documentation available at http:\/\/coq.inria.fr\/, 1989-2014."}],"event":{"name":"FPGA '15: The 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '15"},"container-title":["Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2684746.2689058","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2684746.2689058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:16Z","timestamp":1750227196000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2684746.2689058"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,22]]},"references-count":23,"alternative-id":["10.1145\/2684746.2689058","10.1145\/2684746"],"URL":"https:\/\/doi.org\/10.1145\/2684746.2689058","relation":{},"subject":[],"published":{"date-parts":[[2015,2,22]]},"assertion":[{"value":"2015-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}