{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T05:13:30Z","timestamp":1767849210109,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,2,22]],"date-time":"2015-02-22T00:00:00Z","timestamp":1424563200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"MARCO and DARPA","award":["C-FAR"],"award-info":[{"award-number":["C-FAR"]}]},{"name":"National Science Foundation","award":["0926127"],"award-info":[{"award-number":["0926127"]}]},{"name":"National Science Foundation","award":["1321147"],"award-info":[{"award-number":["1321147"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,2,22]]},"DOI":"10.1145\/2684746.2689065","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T13:19:52Z","timestamp":1423574392000},"page":"200-209","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Resource-Aware Throughput Optimization for High-Level Synthesis"],"prefix":"10.1145","author":[{"given":"Peng","family":"Li","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Louis-Noel","family":"Pouchet","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_2_1","unstructured":"\"Vivado HLS \" http:\/\/www.xilinx.com\/products\/designtools\/vivado\/index.htm.  \"Vivado HLS \" http:\/\/www.xilinx.com\/products\/designtools\/vivado\/index.htm."},{"key":"e_1_3_2_1_3_1","volume-title":"han, and J. Cong, \"AutoPilot: a platform-based esl synthesis system,\" in High-Level Synthesis: From Algorithm to Digital Circuit","author":"Zhang Z.","year":"2008","unstructured":"Z. Zhang , Y. Fan , W. Jiang , G. han, and J. Cong, \"AutoPilot: a platform-based esl synthesis system,\" in High-Level Synthesis: From Algorithm to Digital Circuit . Springer , 2008 . Z. Zhang, Y. Fan, W. Jiang, G. han, and J. Cong, \"AutoPilot: a platform-based esl synthesis system,\" in High-Level Synthesis: From Algorithm to Digital Circuit. Springer, 2008."},{"key":"e_1_3_2_1_4_1","volume-title":"High-level synthesis tools for xilinx FPGAs,\" http:\/\/www.bdti.com\/MyBDTI\/pubs\/Xilinx_hlstcp.pdf","author":"B. D. T. Inc.","year":"2010","unstructured":"B. D. T. Inc. , \"An independent evaluation of : High-level synthesis tools for xilinx FPGAs,\" http:\/\/www.bdti.com\/MyBDTI\/pubs\/Xilinx_hlstcp.pdf , 2010 . B. D. T. Inc., \"An independent evaluation of: High-level synthesis tools for xilinx FPGAs,\" http:\/\/www.bdti.com\/MyBDTI\/pubs\/Xilinx_hlstcp.pdf, 2010."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929947"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/785411.785416"},{"issue":"1","key":"e_1_3_2_1_8_1","first-page":"65","article-title":"Integrated scheduling, allocation and module selection for design-space exploration in high-level synthesis,\" in Computers and Digital Techniques","volume":"142","author":"Ahmad I.","year":"1995","unstructured":"I. Ahmad , M. K. Dhodhi , and C.-Y. Chen , \" Integrated scheduling, allocation and module selection for design-space exploration in high-level synthesis,\" in Computers and Digital Techniques , IEE Proceedings- , vol. 142 , no. 1 . IET, 1995 , pp. 65 -- 71 . I. Ahmad, M. K. Dhodhi, and C.-Y. Chen, \"Integrated scheduling, allocation and module selection for design-space exploration in high-level synthesis,\" in Computers and Digital Techniques, IEE Proceedings-, vol. 142, no. 1. IET, 1995, pp. 65--71.","journal-title":"IEE Proceedings-"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403629"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145712"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147059"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629987"},{"key":"e_1_3_2_1_13_1","first-page":"1018","article-title":"Combining module selection and replication for throughput-driven streaming programs","author":"Cong J.","year":"2012","unstructured":"J. Cong , M. Huang , B. Liu , P. Zhang , and Y. Zou , \" Combining module selection and replication for throughput-driven streaming programs ,\" in DATE , 2012 , pp. 1018 -- 1023 . J. Cong, M. Huang, B. Liu, P. Zhang, and Y. Zou, \"Combining module selection and replication for throughput-driven streaming programs,\" in DATE, 2012, pp. 1018--1023.","journal-title":"DATE"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554771"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1034774.1034777"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871541"},{"key":"e_1_3_2_1_17_1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1007\/3-540-19027-9_15","volume-title":"Perfect pipelining: A new loop parallelization technique.\" in ESOP","author":"Aiken A.","year":"1988","unstructured":"A. Aiken and A. Nicolau , \" Perfect pipelining: A new loop parallelization technique.\" in ESOP , ser. Lecture Notes in Computer Science , H. Ganzinger, Ed., vol. 300 . Springer , 1988 , pp. 221 -- 235 . {Online}. Available: http:\/\/dblp.uni-trier.de\/db\/conf\/esop\/esop88.html#AikenN88. A. Aiken and A. Nicolau, \"Perfect pipelining: A new loop parallelization technique.\" in ESOP, ser. Lecture Notes in Computer Science, H. Ganzinger, Ed., vol. 300. Springer, 1988, pp. 221--235. {Online}. Available: http:\/\/dblp.uni-trier.de\/db\/conf\/esop\/esop88.html#AikenN88."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Y. S. Shao B. Reagen G.-Y. Wei and D. Brooks \"Aladdin: A pre-rtl power-performance accelerator simulator enabling large design space exploration of customized architectures \" in Proceedings of the International Symposium on Computer Architecture (ISCA) 2014.   Y. S. Shao B. Reagen G.-Y. Wei and D. Brooks \"Aladdin: A pre-rtl power-performance accelerator simulator enabling large design space exploration of customized architectures \" in Proceedings of the International Symposium on Computer Architecture (ISCA) 2014.","DOI":"10.1109\/ISCA.2014.6853196"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.4171\/052"},{"key":"e_1_3_2_1_20_1","first-page":"439","volume-title":"Proceedings of the 5th International Conference on Software Engineering, ser. ICSE '81","author":"Weiser M.","year":"1981","unstructured":"M. Weiser , \"Program slicing,\" in Proceedings of the 5th International Conference on Software Engineering, ser. ICSE '81 . Piscataway, NJ, USA: IEEE Press , 1981 , pp. 439 -- 449 . M. Weiser, \"Program slicing,\" in Proceedings of the 5th International Conference on Software Engineering, ser. ICSE '81. Piscataway, NJ, USA: IEEE Press, 1981, pp. 439--449."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"e_1_3_2_1_22_1","unstructured":"Polybench3.2 http:\/\/polybench.sourceforge.net. {Online}. Available: http:\/\/polybench.sourceforge.net.  Polybench3.2 http:\/\/polybench.sourceforge.net. {Online}. Available: http:\/\/polybench.sourceforge.net."}],"event":{"name":"FPGA '15: The 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '15","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2684746.2689065","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2684746.2689065","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:16Z","timestamp":1750227196000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2684746.2689065"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,22]]},"references-count":22,"alternative-id":["10.1145\/2684746.2689065","10.1145\/2684746"],"URL":"https:\/\/doi.org\/10.1145\/2684746.2689065","relation":{},"subject":[],"published":{"date-parts":[[2015,2,22]]},"assertion":[{"value":"2015-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}