{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:54:20Z","timestamp":1773248060725,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,2,22]],"date-time":"2015-02-22T00:00:00Z","timestamp":1424563200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"SRC","award":["1875.001"],"award-info":[{"award-number":["1875.001"]}]},{"name":"NSA","award":["\"Enhanced equivalence checking in crypto-analytic applications\""],"award-info":[{"award-number":["\"Enhanced equivalence checking in crypto-analytic applications\""]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,2,22]]},"DOI":"10.1145\/2684746.2689082","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T13:19:52Z","timestamp":1423574392000},"page":"70-73","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Technology Mapping into General Programmable Cells"],"prefix":"10.1145","author":[{"given":"Alan","family":"Mishchenko","sequence":"first","affiliation":[{"name":"University of California Berkeley, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Brayton","sequence":"additional","affiliation":[{"name":"University of California Berkeley, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenyi","family":"Feng","sequence":"additional","affiliation":[{"name":"Microsemi Corporation, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan","family":"Greene","sequence":"additional","affiliation":[{"name":"Microsemi Corporation, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"369","volume-title":"ASP-DAC'11","author":"Anderson J. H.","year":"2011","unstructured":"J. H. Anderson , Q. Wang , \"Area-efficient FPGA logic elements: architecture and synthesis,\" Proc . ASP-DAC'11 , pp. 369 -- 375 . http:\/\/janders.eecg.toronto.edu\/pdfs\/aspdac_ 2011 .pdf J. H. Anderson, Q. Wang, \"Area-efficient FPGA logic elements: architecture and synthesis,\" Proc. ASP-DAC'11, pp. 369--375. http:\/\/janders.eecg.toronto.edu\/pdfs\/aspdac_2011.pdf"},{"key":"e_1_3_2_1_2_1","unstructured":"Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. http:\/\/www-cad.eecs.berkeley.edu\/~alanmi\/abc  Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. http:\/\/www-cad.eecs.berkeley.edu\/~alanmi\/abc"},{"key":"e_1_3_2_1_3_1","first-page":"78","volume-title":"ICCAD '97","author":"Bertacco V.","unstructured":"V. Bertacco and M. Damiani , \" Disjunctive decomposition of logic functions,\" Proc . ICCAD '97 , pp. 78 -- 82 . V. Bertacco and M. Damiani, \"Disjunctive decomposition of logic functions,\" Proc. ICCAD '97, pp. 78--82."},{"key":"e_1_3_2_1_4_1","first-page":"42","volume-title":"ICFPT'13","author":"Chin S.","unstructured":"S. Chin , J. H. Anderson , \"A case for hardened multiplexers in FPGAs,\" Proc . ICFPT'13 , pp. 42 -- 49 . http:\/\/janders.eecg.toronto.edu\/pdfs\/xan.pdf S. Chin, J. H. Anderson, \"A case for hardened multiplexers in FPGAs,\" Proc. ICFPT'13, pp. 42--49. http:\/\/janders.eecg.toronto.edu\/pdfs\/xan.pdf"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945303"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216944"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123418"},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. ICCAD'07","author":"Hu Y.","unstructured":"Y. Hu , V. Shih , R. Majumdar , and L. He . \" Efficient SAT-based Boolean matching for heterogeneous FPGA technology mapping \", Proc. ICCAD'07 . Y. Hu, V. Shih, R. Majumdar, and L. He. \"Efficient SAT-based Boolean matching for heterogeneous FPGA technology mapping\", Proc. ICCAD'07."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718374"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31612-8_10"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. FPGA'05","author":"Ling A.","unstructured":"A. Ling , D. Singh , and S. Brown . \" FPGA PLB evaluation using Quantified Boolean Satisfiability \", Proc. FPGA'05 . http:\/\/www.eecg.toronto.edu\/~brown\/papers\/fpl05-ling.pdf A. Ling, D. Singh, and S. Brown. \"FPGA PLB evaluation using Quantified Boolean Satisfiability\", Proc. FPGA'05. http:\/\/www.eecg.toronto.edu\/~brown\/papers\/fpl05-ling.pdf"},{"key":"e_1_3_2_1_12_1","first-page":"354","volume-title":"Proc. ICCAD '07","author":"Mishchenko A.","unstructured":"A. Mishchenko , S. Cho , S. Chatterjee , and R. Brayton , \" Combinational and sequential mapping with priority cuts \", Proc. ICCAD '07 , pp. 354 -- 361 . A. Mishchenko, S. Cho, S. Chatterjee, and R. Brayton, \"Combinational and sequential mapping with priority cuts\", Proc. ICCAD '07, pp. 354--361."},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. IWLS'13","author":"Mishchenko A.","year":"2013","unstructured":"A. Mishchenko and R. Brayton , \" Faster logic manipulation for large designs \", Proc. IWLS'13 . http:\/\/www.eecs.berkeley.edu\/~alanmi\/publications\/ 2013 \/iwls13_dsd.pdf A. Mishchenko and R. Brayton, \"Faster logic manipulation for large designs\", Proc. IWLS'13. http:\/\/www.eecs.berkeley.edu\/~alanmi\/publications\/2013\/iwls13_dsd.pdf"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. IWLS'14","author":"Mishchenko A.","year":"2014","unstructured":"A. Mishchenko , \"Enumeration of irredundant circuit structures \", Proc. IWLS'14 . http:\/\/www.eecs.berkeley.edu\/~alanmi\/publications\/ 2014 \/iwls14_dsd.pdf A. Mishchenko, \"Enumeration of irredundant circuit structures\", Proc. IWLS'14. http:\/\/www.eecs.berkeley.edu\/~alanmi\/publications\/2014\/iwls14_dsd.pdf"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275118"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.19"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. DATE'12","author":"Ray S.","unstructured":"S. Ray , A. Mishchenko , N. Een , R. Brayton , S. Jang , and C. Chen , \" Mapping into LUT structures \", Proc. DATE'12 . S. Ray, A. Mishchenko, N. Een, R. Brayton, S. Jang, and C. Chen, \"Mapping into LUT structures\", Proc. DATE'12."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375599"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429513"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554791"}],"event":{"name":"FPGA '15: The 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '15","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2684746.2689082","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2684746.2689082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:17Z","timestamp":1750227197000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2684746.2689082"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,22]]},"references-count":20,"alternative-id":["10.1145\/2684746.2689082","10.1145\/2684746"],"URL":"https:\/\/doi.org\/10.1145\/2684746.2689082","relation":{},"subject":[],"published":{"date-parts":[[2015,2,22]]},"assertion":[{"value":"2015-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}