{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:16:08Z","timestamp":1750306568377,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,2,22]],"date-time":"2015-02-22T00:00:00Z","timestamp":1424563200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation","award":["1265957"],"award-info":[{"award-number":["1265957"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,2,22]]},"DOI":"10.1145\/2684746.2689087","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T13:19:52Z","timestamp":1423574392000},"page":"5-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Using Source-Level Transformations to Improve High-Level Synthesis Debug and Validation on FPGAs"],"prefix":"10.1145","author":[{"given":"Joshua S.","family":"Monson","sequence":"first","affiliation":[{"name":"Brigham Young University, Provo, UT, USA"}]},{"given":"Brad L.","family":"Hutchings","sequence":"additional","affiliation":[{"name":"Brigham Young University, Provo, UT, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865091"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927496"},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on","author":"Curreri J.","year":"2010","unstructured":"J. Curreri , G. Stitt , and A. D. George . High-level synthesis techniques for in-circuit assertion-based verification. In Parallel & Distributed Processing , Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on , pages 1 -- 8 , 2010 . J. Curreri, G. Stitt, and A. D. George. High-level synthesis techniques for in-circuit assertion-based verification. In Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on, pages 1--8, 2010."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927498"},{"key":"e_1_3_2_1_5_1","first-page":"1192","volume-title":"Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on","author":"Hara Y.","unstructured":"Y. Hara , H. Tomiyama , S. Honda , H. Takada , and K. Ishii . Chstone: A benchmark program suite for practical c-based high-level synthesis . In Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on , pages 1192 -- 1195 . Y. Hara, H. Tomiyama, S. Honda, H. Takada, and K. Ishii. Chstone: A benchmark program suite for practical c-based high-level synthesis. In Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on, pages 1192--1195."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/AAI28108660"},{"key":"e_1_3_2_1_7_1","unstructured":"Impulse Accelerated Technologies. CoDeveloper Version 3.70 2014.  Impulse Accelerated Technologies. CoDeveloper Version 3.70 2014."},{"key":"e_1_3_2_1_8_1","unstructured":"L. L. N. labroatory. Rose compiler infrastructure.  L. L. N. labroatory. Rose compiler infrastructure."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927495"},{"key":"e_1_3_2_1_10_1","first-page":"173","volume-title":"Automation and Test, 2005. (VLSI-TSA-DAT). 2005 IEEE VLSI-TSA International Symposium on","author":"Wakabayashi K.","unstructured":"K. Wakabayashi . Cyberworkbench : integrated design environment based on c-based behavior synthesis and verification. In VLSI Design , Automation and Test, 2005. (VLSI-TSA-DAT). 2005 IEEE VLSI-TSA International Symposium on , pages 173 -- 176 . K. Wakabayashi. Cyberworkbench: integrated design environment based on c-based behavior synthesis and verification. In VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT). 2005 IEEE VLSI-TSA International Symposium on, pages 173--176."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.11"}],"event":{"name":"FPGA '15: The 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '15"},"container-title":["Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2684746.2689087","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2684746.2689087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:17Z","timestamp":1750227197000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2684746.2689087"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,22]]},"references-count":11,"alternative-id":["10.1145\/2684746.2689087","10.1145\/2684746"],"URL":"https:\/\/doi.org\/10.1145\/2684746.2689087","relation":{},"subject":[],"published":{"date-parts":[[2015,2,22]]},"assertion":[{"value":"2015-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}