{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:59Z","timestamp":1759146839405,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,2,22]],"date-time":"2015-02-22T00:00:00Z","timestamp":1424563200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,2,22]]},"DOI":"10.1145\/2684746.2689104","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T13:19:52Z","timestamp":1423574392000},"page":"264-264","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Exploring Efficiency of Ring Oscillator-Based Temperature Sensor Networks on FPGAs (Abstract Only)"],"prefix":"10.1145","author":[{"given":"Navid","family":"Rahmanikia","sequence":"first","affiliation":[{"name":"Ferdowsi University of Mashhad, Mashhad, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amirali","family":"Amiri","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Noori","sequence":"additional","affiliation":[{"name":"Ferdowsi University of Mashhad, Mashhad, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farhad","family":"Mehdipour","sequence":"additional","affiliation":[{"name":"Kyushu University, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Stratix IV device handbook, Volume 4: Device datasheet and addendum","author":"Altera Inc.","year":"2014","unstructured":"Altera Inc. Stratix IV device handbook, Volume 4: Device datasheet and addendum . 2014 . Altera Inc. Stratix IV device handbook, Volume 4: Device datasheet and addendum. 2014."},{"key":"e_1_3_2_1_2_1","first-page":"659","volume-title":"A dynamic temperature control simulation system for FPGAs. Int'l Conf. on Field Programmable Logic and Applications","author":"Bhoj S.","year":"2008","unstructured":"S. Bhoj and D. Bhatia . A dynamic temperature control simulation system for FPGAs. Int'l Conf. on Field Programmable Logic and Applications , pp. 659 -- 662 , 2008 . S. Bhoj and D. Bhatia. A dynamic temperature control simulation system for FPGAs. Int'l Conf. on Field Programmable Logic and Applications, pp. 659--662, 2008."},{"key":"e_1_3_2_1_3_1","first-page":"69","volume-title":"Thermal monitoring on FPGAs using ring-oscillators. Int'l Workshop on Field-Programmable Logic and Applications","author":"Boemo E.","year":"1997","unstructured":"E. Boemo and S. L\u00f3pez-Buedo . Thermal monitoring on FPGAs using ring-oscillators. Int'l Workshop on Field-Programmable Logic and Applications , pp. 69 -- 78 , 1997 . E. Boemo and S. L\u00f3pez-Buedo. Thermal monitoring on FPGAs using ring-oscillators. Int'l Workshop on Field-Programmable Logic and Applications, pp. 69--78, 1997."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.906073"},{"key":"e_1_3_2_1_5_1","volume-title":"Digital integrated circuits","author":"Demassa T. A.","year":"1996","unstructured":"T. A. Demassa and Z. Ciccone . Digital integrated circuits . New York , Wiley , 1996 . T. A. Demassa and Z. Ciccone. Digital integrated circuits. New York, Wiley, 1996."},{"key":"e_1_3_2_1_6_1","unstructured":"Digilent Inc. Genesys Virtex-5 FPGA development board. Available online: http:\/\/www.digilentinc.com\/.  Digilent Inc. Genesys Virtex-5 FPGA development board. Available online: http:\/\/www.digilentinc.com\/."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1142\/3254"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/81.933328"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416745"},{"key":"e_1_3_2_1_10_1","first-page":"246","volume-title":"Adaptive thermoregulation for applications on reconfigurable devices. Int'l Conf. on Field-Programmable Logic and Applications","author":"Jones P. H.","year":"2007","unstructured":"P. H. Jones , J. Moscola , Y. H. Cho and J. W. Lockwood . Adaptive thermoregulation for applications on reconfigurable devices. Int'l Conf. on Field-Programmable Logic and Applications , pp. 246 -- 253 , Aug. 2007 . P. H. Jones, J. Moscola, Y. H. Cho and J. W. Lockwood. Adaptive thermoregulation for applications on reconfigurable devices. Int'l Conf. on Field-Programmable Logic and Applications, pp. 246--253, Aug. 2007."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968292"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1562514.1562518"},{"key":"e_1_3_2_1_13_1","first-page":"727","volume-title":"Design of Circuit and Integrated Systems Conf.","author":"L\u00f3pez-Buedo S.","year":"1997","unstructured":"S. L\u00f3pez-Buedo and E. Boemo . A method for temperature measurement on reconfigurable systems . Design of Circuit and Integrated Systems Conf. , pp. 727 -- 730 , Nov. 1997 . S. L\u00f3pez-Buedo and E. Boemo. A method for temperature measurement on reconfigurable systems. Design of Circuit and Integrated Systems Conf., pp. 727--730, Nov. 1997."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968293"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2002.808011"},{"key":"e_1_3_2_1_16_1","first-page":"295","volume-title":"International Journal of Engineering and Innovative Technology (IJEIT), 1(5)","author":"Magadum S.","year":"2012","unstructured":"S. Magadum , N. K V and H. Guhilot . Sensor less distributed temperature sensor and control using FPGA . International Journal of Engineering and Innovative Technology (IJEIT), 1(5) : pp. 295 -- 298 , May 2012 . S. Magadum, N. K V and H. Guhilot. Sensor less distributed temperature sensor and control using FPGA. International Journal of Engineering and Innovative Technology (IJEIT), 1(5): pp. 295--298, May 2012."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509613"},{"key":"e_1_3_2_1_18_1","first-page":"4387","volume-title":"Fine-Grain Thermal Profiling and Sensor Insertion for FPGAs. International Symposium on Circuits and Systems","author":"Mondal S.","year":"2006","unstructured":"S. Mondal , R. Mukherjee and S. O. Memik . Fine-Grain Thermal Profiling and Sensor Insertion for FPGAs. International Symposium on Circuits and Systems , pp. 4387 -- 4390 , May 2006 . S. Mondal, R. Mukherjee and S. O. Memik. Fine-Grain Thermal Profiling and Sensor Insertion for FPGAs. International Symposium on Circuits and Systems, pp. 4387--4390, May 2006."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233588"},{"key":"e_1_3_2_1_20_1","first-page":"559","volume-title":"Exploration of ring oscillator design space for temperature measurements on FPGAs. Int'l Conf. on Field Programmable Logic and Applications","author":"Ruething C.","year":"2012","unstructured":"C. Ruething , A. Agne , M. Happe and C. Plessl . Exploration of ring oscillator design space for temperature measurements on FPGAs. Int'l Conf. on Field Programmable Logic and Applications , pp. 559 -- 562 , Aug. 2012 . C. Ruething, A. Agne, M. Happe and C. Plessl. Exploration of ring oscillator design space for temperature measurements on FPGAs. Int'l Conf. on Field Programmable Logic and Applications, pp. 559--562, Aug. 2012."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2011.06.005"},{"key":"e_1_3_2_1_22_1","volume-title":"Military and Aerospace FPGA and Applications Meeting","author":"Sheldon D.","year":"2007","unstructured":"D. Sheldon , R. Roosta , M. Sadigursky and A. Farrokhy . Monitoring temperature in SRAM-based FPGAs using a ring-oscillator design . Military and Aerospace FPGA and Applications Meeting , Nov. 2007 . D. Sheldon, R. Roosta, M. Sadigursky and A. Farrokhy. Monitoring temperature in SRAM-based FPGAs using a ring-oscillator design. Military and Aerospace FPGA and Applications Meeting, Nov. 2007."},{"key":"e_1_3_2_1_23_1","first-page":"373","volume-title":"Intra-chip physical parameter sensor for FPGAs using flip-flop metastability. Int'l Conf. on Field Programmable Logic and Applications","author":"Tarawneh G.","year":"2012","unstructured":"G. Tarawneh , T. Mak and A. Yakovlev . Intra-chip physical parameter sensor for FPGAs using flip-flop metastability. Int'l Conf. on Field Programmable Logic and Applications , pp. 373 -- 379 , Aug. 2012 . G. Tarawneh, T. Mak and A. Yakovlev. Intra-chip physical parameter sensor for FPGAs using flip-flop metastability. Int'l Conf. on Field Programmable Logic and Applications, pp. 373--379, Aug. 2012."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.78"},{"key":"e_1_3_2_1_25_1","volume-title":"CMOS VLSI design: A circuits and systems perspective","author":"Weste N.","year":"2011","unstructured":"N. Weste and D. Harris . CMOS VLSI design: A circuits and systems perspective . Addison Wesley , 2011 . N. Weste and D. Harris. CMOS VLSI design: A circuits and systems perspective. Addison Wesley, 2011."},{"key":"e_1_3_2_1_26_1","volume-title":"PlanAhead user guide. UG632 v14.6 ed","author":"Xilinx Inc.","year":"2013","unstructured":"Xilinx Inc. PlanAhead user guide. UG632 v14.6 ed ., 2013 . Xilinx Inc. PlanAhead user guide. UG632 v14.6 ed., 2013."},{"key":"e_1_3_2_1_27_1","volume-title":"Feb.","author":"Xilinx Inc.","year":"2011","unstructured":"Xilinx Inc. Virtex-5 FPGA system monitor user guide. UG192 v1.7.1 ed ., Feb. 2011 . Xilinx Inc. Virtex-5 FPGA system monitor user guide. UG192 v1.7.1 ed., Feb. 2011."},{"key":"e_1_3_2_1_28_1","volume-title":"March","author":"Xilinx Inc.","year":"2013","unstructured":"Xilinx Inc. Virtex-5 libraries guide for HDL designs. UG621 v14.5 ed ., March 2013 . Xilinx Inc. Virtex-5 libraries guide for HDL designs. UG621 v14.5 ed., March 2013."},{"key":"e_1_3_2_1_29_1","first-page":"280","volume-title":"International Solid-State Circuits Conference","author":"Yang K.","year":"2014","unstructured":"K. Yang , D. Fick , M. B. Henry , D. Blaauw and D. Sylvester . A 23Mb\/s, 23pJ\/bit fully-synthesized true random number generator in 28nm and 65nm CMOS . In International Solid-State Circuits Conference , pp. 280 -- 281 , Feb. 2014 . K. Yang, D. Fick, M. B. Henry, D. Blaauw and D. Sylvester. A 23Mb\/s, 23pJ\/bit fully-synthesized true random number generator in 28nm and 65nm CMOS. In International Solid-State Circuits Conference, pp. 280--281, Feb. 2014."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723153"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133353"}],"event":{"name":"FPGA '15: The 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '15"},"container-title":["Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2684746.2689104","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:17Z","timestamp":1750227197000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2684746.2689104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,22]]},"references-count":31,"alternative-id":["10.1145\/2684746.2689104","10.1145\/2684746"],"URL":"https:\/\/doi.org\/10.1145\/2684746.2689104","relation":{},"subject":[],"published":{"date-parts":[[2015,2,22]]},"assertion":[{"value":"2015-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}