{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T16:22:07Z","timestamp":1781713327907,"version":"3.54.5"},"reference-count":20,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T00:00:00Z","timestamp":1416873600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGBED Rev."],"published-print":{"date-parts":[[2014,11,25]]},"abstract":"<jats:p>Many-core systems, processors incorporating numerous cores interconnected by a Network on Chip (NoC), provide the computing power needed by future applications. High power density caused by the steadily shrinking transistor size, which is still following Moore's law, leads to a number of problems such as overheating cores, affecting processor reliability and lifetime. Embedded real-time systems are exposed to a changing ambient temperature and thus need to adapt their configuration in order to keep the individual core temperature below critical values. In our approach a hysteresis controller is implemented on each core, triggering a redistribution of the cores' workload and the transition into an idle state allowing the core to cool down. We propose two approaches, one global and one local approach, to redistribute the tasks and relive overheating cores during runtime. We evaluate the two proposed approaches by comparing them against each other based on simulations.<\/jats:p>","DOI":"10.1145\/2692385.2692389","type":"journal-article","created":{"date-parts":[[2014,11,26]],"date-time":"2014-11-26T14:51:56Z","timestamp":1417013516000},"page":"26-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Dynamic power management for thermal control of many-core real-time systems"],"prefix":"10.1145","volume":"11","author":[{"given":"Matthias","family":"Becker","sequence":"first","affiliation":[{"name":"MRTC\/M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kristian","family":"Sandstr\u00f6m","sequence":"additional","affiliation":[{"name":"Industrial Software Systems\/ABB Corporate Research, V\u00e4ster\u00e5s, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Moris","family":"Behnam","sequence":"additional","affiliation":[{"name":"MRTC\/M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Nolte","sequence":"additional","affiliation":[{"name":"MRTC\/M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden and Industrial Software Systems\/ABB Corporate Research, V\u00e4ster\u00e5s, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,11,25]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_2_1_2_1","unstructured":"Intel. Single chip cloud computer. http:\/\/www.intel.com\/content\/www\/us\/en\/research\/intel-labs-single-chip-cloud-computer.html Retrieved February 5 2014.  Intel. Single chip cloud computer. http:\/\/www.intel.com\/content\/www\/us\/en\/research\/intel-labs-single-chip-cloud-computer.html Retrieved February 5 2014."},{"key":"e_1_2_1_3_1","unstructured":"Tilera. Tile64 processor. http:\/\/www.tilera.com\/products\/processors Retrieved February 5 2014.  Tilera. Tile64 processor. http:\/\/www.tilera.com\/products\/processors Retrieved February 5 2014."},{"key":"e_1_2_1_4_1","unstructured":"Epiphany Architecture Reference Adapteva Inc. Adapteva Inc. 1666 Massachusetts Ave Suite 14 Lexington MA 02420 USA 2012. Epiphany Architecture Reference Adapteva Inc. Adapteva Inc. 1666 Massachusetts Ave Suite 14 Lexington MA 02420 USA 2012."},{"key":"e_1_2_1_5_1","volume-title":"The case for lifetime reliability-aware microprocessors,\" in 31st ISCA","author":"Srinivasan J.","year":"2004","unstructured":"J. Srinivasan , S. V. Adve , P. Bose , and J. A. Rivers , \" The case for lifetime reliability-aware microprocessors,\" in 31st ISCA , 2004 . J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, \"The case for lifetime reliability-aware microprocessors,\" in 31st ISCA, 2004."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736043"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1275298"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380356.2380379"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.9"},{"key":"e_1_2_1_10_1","volume-title":"Identifying the sources of unpredictability in cots-based multicore systems,\" in 8th SIES","author":"Dasari D.","year":"2013","unstructured":"D. Dasari , B. Akesson , V. Nelis , M. Awan , and S. Petters , \" Identifying the sources of unpredictability in cots-based multicore systems,\" in 8th SIES , 2013 . D. Dasari, B. Akesson, V. Nelis, M. Awan, and S. Petters, \"Identifying the sources of unpredictability in cots-based multicore systems,\" in 8th SIES, 2013."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.34"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531091"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.191995"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403446"},{"key":"e_1_2_1_16_1","volume-title":"Best of both latency and throughput,\" in 22nd ICCD","author":"Grochowski E.","year":"2004","unstructured":"E. Grochowski , R. Ronen , J. Shen , and P. Wang , \" Best of both latency and throughput,\" in 22nd ICCD , 2004 . E. Grochowski, R. Ronen, J. Shen, and P. Wang, \"Best of both latency and throughput,\" in 22nd ICCD, 2004."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_2_1_18_1","volume-title":"Real-time communication analysis for on-chip networks with wormhole switching,\" in 2nd NOCS","author":"Shi Z.","year":"2008","unstructured":"Z. Shi and A. Burns , \" Real-time communication analysis for on-chip networks with wormhole switching,\" in 2nd NOCS , 2008 . Z. Shi and A. Burns, \"Real-time communication analysis for on-chip networks with wormhole switching,\" in 2nd NOCS, 2008."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.181"},{"key":"e_1_2_1_20_1","volume-title":"Exploring the thermal impact on manycore processor performance,\" in 26th SEMI-THERM","author":"Huang W.","year":"2010","unstructured":"W. Huang , K. Skadron , S. Gurumurthi , R. Ribando , and M. Stan , \" Exploring the thermal impact on manycore processor performance,\" in 26th SEMI-THERM , 2010 . W. Huang, K. Skadron, S. Gurumurthi, R. Ribando, and M. Stan, \"Exploring the thermal impact on manycore processor performance,\" in 26th SEMI-THERM, 2010."}],"container-title":["ACM SIGBED Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2692385.2692389","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2692385.2692389","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:40Z","timestamp":1750231180000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2692385.2692389"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11,25]]},"references-count":20,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,11,25]]}},"alternative-id":["10.1145\/2692385.2692389"],"URL":"https:\/\/doi.org\/10.1145\/2692385.2692389","relation":{},"ISSN":["1551-3688"],"issn-type":[{"value":"1551-3688","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11,25]]},"assertion":[{"value":"2014-11-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}