{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:15:24Z","timestamp":1758892524039,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,1,19]],"date-time":"2015-01-19T00:00:00Z","timestamp":1421625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,1,19]]},"DOI":"10.1145\/2693433.2693440","type":"proceedings-article","created":{"date-parts":[[2015,1,20]],"date-time":"2015-01-20T13:34:29Z","timestamp":1421760869000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["Micro-architectural simulation of embedded core heterogeneity with gem5 and McPAT"],"prefix":"10.1145","author":[{"given":"Fernando A.","family":"Endo","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble, France and CEA, LIST, Grenoble, France"}]},{"given":"Damien","family":"Courouss\u00e9","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble, France and CEA, LIST, Grenoble, France"}]},{"given":"Henri-Pierre","family":"Charles","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble, France and CEA, LIST, Grenoble, France"}]}],"member":"320","published-online":{"date-parts":[[2015,1,19]]},"reference":[{"unstructured":"ARM website. Cortex-A7 processor.  ARM website. Cortex-A7 processor.","key":"e_1_3_2_1_1_1"},{"unstructured":"ARM website. Cortex-A9 Processor.  ARM website. Cortex-A9 Processor.","key":"e_1_3_2_1_2_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/379240.379265"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/2024716.2024718"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/268806.268810"},{"unstructured":"EETimes. Slideshow: Samsung cagey on smartphone SoC at ISSCC. http:\/\/www.eetimes.com\/document.asp?doc_id=1263082&page_number=2. {accessed 5 Nov. 2014}.  EETimes. Slideshow: Samsung cagey on smartphone SoC at ISSCC. http:\/\/www.eetimes.com\/document.asp?doc_id=1263082&page_number=2. {accessed 5 Nov. 2014}.","key":"e_1_3_2_1_7_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/SAMOS.2014.6893220"},{"key":"e_1_3_2_1_10_1","volume-title":"ARM White paper","author":"Greenhalgh P.","year":"2011","unstructured":"P. Greenhalgh . Big. LITTLE Processing with ARM Cortex-A15 & Cortex-A7. ARM White paper , 2011 . P. Greenhalgh. Big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7. ARM White paper, 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/IGCC.2011.6008574"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.5555\/956417.956569"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/2445572.2445577"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/MICRO.2012.37"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/2555486.2555491"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/2499901"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_18_1","volume-title":"https:\/\/bitbucket.org\/rickshin\/m5-mcpat-parser {accessed","author":"Strong R.","year":"2014","unstructured":"R. Strong . m5-mcpat-parser. https:\/\/bitbucket.org\/rickshin\/m5-mcpat-parser {accessed 5 Nov. 2014 }. R. Strong. m5-mcpat-parser. https:\/\/bitbucket.org\/rickshin\/m5-mcpat-parser {accessed 5 Nov. 2014}."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/2528521.1508274"},{"unstructured":"The Tech Report. AMD's A4-5000 'Kabini' APU reviewed. http:\/\/techreport.com\/review\/24856\/amd-a4-5000-kabini-apu-reviewed\/11 {accessed 5 Nov. 2014}.  The Tech Report. AMD's A4-5000 'Kabini' APU reviewed. http:\/\/techreport.com\/review\/24856\/amd-a4-5000-kabini-apu-reviewed\/11 {accessed 5 Nov. 2014}.","key":"e_1_3_2_1_20_1"}],"event":{"acronym":"RAPIDO '15","name":"RAPIDO '15: Methods and Tools","location":"Amsterdam Holland"},"container-title":["Proceedings of the 2015 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2693433.2693440","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2693433.2693440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:31Z","timestamp":1750227211000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2693433.2693440"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1,19]]},"references-count":18,"alternative-id":["10.1145\/2693433.2693440","10.1145\/2693433"],"URL":"https:\/\/doi.org\/10.1145\/2693433.2693440","relation":{},"subject":[],"published":{"date-parts":[[2015,1,19]]},"assertion":[{"value":"2015-01-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}