{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T14:16:30Z","timestamp":1778681790860,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,3,14]],"date-time":"2015-03-14T00:00:00Z","timestamp":1426291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["1012070"],"award-info":[{"award-number":["1012070"]}]},{"name":"NSF","award":["1422331"],"award-info":[{"award-number":["1422331"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,3,14]]},"DOI":"10.1145\/2694344.2694352","type":"proceedings-article","created":{"date-parts":[[2015,3,3]],"date-time":"2015-03-03T09:15:23Z","timestamp":1425374123000},"page":"19-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["SD-PCM"],"prefix":"10.1145","author":[{"given":"Rujia","family":"Wang","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Jiang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,3,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Pin tool. https:\/\/software.intel.com\/en-us\/articles\/pintool.  Pin tool. https:\/\/software.intel.com\/en-us\/articles\/pintool."},{"key":"e_1_3_2_1_2_1","unstructured":"Spec2006 benchmarks. http:\/\/www.spec.org\/cpu2006\/.  Spec2006 benchmarks. http:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Stream benchmark. http:\/\/www.cs.virginia.edu\/stream\/.  Stream benchmark. http:\/\/www.cs.virginia.edu\/stream\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131542"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"issue":"2","key":"e_1_3_2_1_6_1","volume":"28","author":"Burr G. W.","year":"2010","unstructured":"G. W. Burr , M. J. Breitwisch , M. Franceschini , D. Garetto , K. Gopalakrishnan , B. Jackson , B. Kurdi , C. Lam , L. A. Lastras , A. Padilla , Phase change memory technology. Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures , 28 ( 2 ), 2010 . G. W. Burr, M. J. Breitwisch, M. Franceschini, D. Garetto, K. Gopalakrishnan, B. Jackson, B. Kurdi, C. Lam, L. A. Lastras, A. Padilla, et al. Phase change memory technology. Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 28(2), 2010.","journal-title":"Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_3_2_1_8_1","volume-title":"ISSCC","author":"Choi Y.","year":"2012","unstructured":"Y. Choi , I. Song , and M.-H. Park . A 20nm 1.8v 8gb pram with 40mb\/s program bandwidth. In ISSCC , 2012 . Y. Choi, I. Song, and M.-H. Park. A 20nm 1.8v 8gb pram with 40mb\/s program bandwidth. In ISSCC, 2012."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.2009.5429783"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.32"},{"key":"e_1_3_2_1_11_1","volume-title":"VLSI Technology","author":"Kang D.","year":"2008","unstructured":"D. Kang , J. Lee , J. Kong , D. Ha , and et. al. Two-bit cell operation in diode-switch phase change memory cells with 90nm technology . In VLSI Technology , 2008 . D. Kang, J. Lee, J. Kong, D. Ha, and et. al. Two-bit cell operation in diode-switch phase change memory cells with 90nm technology. In VLSI Technology, 2008."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131478"},{"key":"e_1_3_2_1_13_1","volume-title":"ASICON","author":"Kim B.","year":"2011","unstructured":"B. Kim , Y. Song , D. Ahn , Y. Kang , H. Jeong , D. Ahn , S. Nam , G. Jeong , and C. Chung . Current status and future prospect of phase change memory . In ASICON , 2011 . B. Kim, Y. Song, D. Ahn, Y. Kang, H. Jeong, D. Ahn, S. Nam, G. Jeong, and C. Chung. Current status and future prospect of phase change memory. In ASICON, 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_15_1","volume-title":"VLSIT","author":"Lee S.","year":"2010","unstructured":"S. Lee , M. Kim , G. S. Do , S. Kim , H. Lee , J. S. Sim , N. G. Park , S. B. Hong , Y. H. Jeon , K. Choi , H. Park , T. Kim , J. Lee , H. Kim , M. R. Choi , S. Lee , Y. Kim , H. J. Kang , J. Kim , H. Kim , Y. S. Son , B. Lee , J.-H. Choi , S. Kim , J. Lee , S. J. Hong , and S.-W. Park . Programming disturbance and cell scaling in pcm: for up to 16nm based 4f 2 cell . In VLSIT , 2010 . S. Lee, M. Kim, G. S. Do, S. Kim, H. Lee, J. S. Sim, N. G. Park, S. B. Hong, Y. H. Jeon, K. Choi, H. Park, T. Kim, J. Lee, H. Kim, M. R. Choi, S. Lee, Y. Kim, H. J. Kang, J. Kim, H. Kim, Y. S. Son, B. Lee, J.-H. Choi, S. Kim, J. Lee, S. J. Hong, and S.-W. Park. Programming disturbance and cell scaling in pcm: for up to 16nm based 4f 2 cell. In VLSIT, 2010."},{"key":"e_1_3_2_1_16_1","volume-title":"ISCA","author":"Liu J.","year":"2012","unstructured":"J. Liu , B. Jaiyen , R. Veras , and O. Mutlu . Raidr: Retention- aware intelligent dram refresh . In ISCA , 2012 . J. Liu, B. Jaiyen, R. Veras, and O. Mutlu. Raidr: Retention- aware intelligent dram refresh. In ISCA, 2012."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451137"},{"key":"e_1_3_2_1_18_1","volume-title":"VLSIT","author":"Pellizzer F.","year":"2004","unstructured":"F. Pellizzer , A. Pirovano , F. Ottogalli , M. Magistretti , M. Scaravaggi , P. Zuliani , M. Tosi , A. Benvenuti , P. Besana , S. Cadeo , T. Marangon , R. Morandi , R. Piva , A. Spandre , R. Zonca , A. Modelli , E. Varesi , T. Lowrey , A. Lacaita , G. Casagrande , P. Cappelletti , and R. Bez . Novel utrench phase-change memory cell for embedded and stand-alone non-volatile memory applications . In VLSIT , 2004 . F. Pellizzer, A. Pirovano, F. Ottogalli, M. Magistretti, M. Scaravaggi, P. Zuliani, M. Tosi, A. Benvenuti, P. Besana, S. Cadeo, T. Marangon, R. Morandi, R. Piva, A. Spandre, R. Zonca, A. Modelli, E. Varesi, T. Lowrey, A. Lacaita, G. Casagrande, P. Cappelletti, and R. Bez. Novel utrench phase-change memory cell for embedded and stand-alone non-volatile memory applications. In VLSIT, 2004."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_3_2_1_23_1","volume-title":"ISCA","author":"Qureshi M. K.","year":"2012","unstructured":"M. K. Qureshi , M. Franceschini , and L. L. and Ashish Jagmohan. Preset: Improving read write performance of phase change memories by exploiting asymmetry in write times . In ISCA , 2012 . M. K. Qureshi, M. Franceschini, and L. L. and Ashish Jagmohan. Preset: Improving read write performance of phase change memories by exploiting asymmetry in write times. In ISCA, 2012."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_3_2_1_25_1","volume-title":"Intrinsic data retention in nano scaled phase-change memories - part i: Monte carlo model for crystallization and percolation. TED, 53(12)","author":"Russo U.","year":"2006","unstructured":"U. Russo , D. Ielmini , A. Redaelli , and A. Lacaita . Intrinsic data retention in nano scaled phase-change memories - part i: Monte carlo model for crystallization and percolation. TED, 53(12) , 2006 . U. Russo, D. Ielmini, A. Redaelli, and A. Lacaita. Intrinsic data retention in nano scaled phase-change memories - part i: Monte carlo model for crystallization and percolation. TED, 53(12), 2006."},{"key":"e_1_3_2_1_26_1","volume-title":"Modeling of programming and read performance in phase-change memories - part i: Cell optimization and scaling. TED, 55(2)","author":"Russo U.","year":"2008","unstructured":"U. Russo , D. Ielmini , A. Redaelli , and A. Lacaita . Modeling of programming and read performance in phase-change memories - part i: Cell optimization and scaling. TED, 55(2) , 2008 . U. Russo, D. Ielmini, A. Redaelli, and A. Lacaita. Modeling of programming and read performance in phase-change memories - part i: Cell optimization and scaling. TED, 55(2), 2008."},{"key":"e_1_3_2_1_27_1","volume-title":"Modeling of programming and read performance in phase-change memories - part ii: Program disturb and mixed-scaling approach. TED, 55(2)","author":"Russo U.","year":"2008","unstructured":"U. Russo , D. Ielmini , A. Redaelli , and A. Lacaita . Modeling of programming and read performance in phase-change memories - part ii: Program disturb and mixed-scaling approach. TED, 55(2) , 2008 . U. Russo, D. Ielmini, A. Redaelli, and A. Lacaita. Modeling of programming and read performance in phase-change memories - part ii: Program disturb and mixed-scaling approach. TED, 55(2), 2008."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014881"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958219"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"event":{"name":"ASPLOS '15: Architectural Support for Programming Languages and Operating Systems","location":"Istanbul Turkey","acronym":"ASPLOS '15","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2694344.2694352","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2694344.2694352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:13:32Z","timestamp":1750212812000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2694344.2694352"}},"subtitle":["Constructing Reliable Super Dense Phase Change Memory under Write Disturbance"],"short-title":[],"issued":{"date-parts":[[2015,3,14]]},"references-count":35,"alternative-id":["10.1145\/2694344.2694352","10.1145\/2694344"],"URL":"https:\/\/doi.org\/10.1145\/2694344.2694352","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2786763.2694352","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2775054.2694352","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,3,14]]},"assertion":[{"value":"2015-03-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}