{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T08:49:22Z","timestamp":1781686162604,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,3,14]],"date-time":"2015-03-14T00:00:00Z","timestamp":1426291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-0810947, CNS-1331652, and CNS-1040672"],"award-info":[{"award-number":["CCF-0810947, CNS-1331652, and CNS-1040672"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["C-FAR"],"award-info":[{"award-number":["C-FAR"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001744","name":"International Science and Technology Center","doi-asserted-by":"publisher","award":["FA9550-09-1-0539"],"award-info":[{"award-number":["FA9550-09-1-0539"]}],"id":[{"id":"10.13039\/501100001744","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,3,14]]},"DOI":"10.1145\/2694344.2694366","type":"proceedings-article","created":{"date-parts":[[2015,3,3]],"date-time":"2015-03-03T09:15:23Z","timestamp":1425374123000},"page":"517-529","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":52,"title":["SPECS"],"prefix":"10.1145","author":[{"given":"Matthew","family":"Hicks","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cynthia","family":"Sturton","sequence":"additional","affiliation":[{"name":"University of North Carolina, Chapel Hill, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Samuel T.","family":"King","sequence":"additional","affiliation":[{"name":"Twitter Inc., San Francisco, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jonathan M.","family":"Smith","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, Philadelphia, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,3,14]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"a reliable substrate for deep submicron microarchitecture design,\" in International Symposium on Microarchitecture","author":"Austin T. M.","year":"1999"},{"key":"e_1_3_2_1_2_1","unstructured":"Beyond Semiconductor \"Beyond BA22 Embedded Processor \" http:\/\/www.beyondsemi.com\/25\/beyond-ba22-embedded-processor.  Beyond Semiconductor \"Beyond BA22 Embedded Processor \" http:\/\/www.beyondsemi.com\/25\/beyond-ba22-embedded-processor."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85174-5_13"},{"key":"e_1_3_2_1_4_1","volume-title":"nacl cpuid.c uses vendor string in features check. NativeClient Bug Tracker. Google. {Online}. Available: https:\/\/code.google.com\/p\/nativeclient\/issues\/detail?id=2508","year":"2011"},{"key":"e_1_3_2_1_5_1","volume-title":"Nacl should accept x86 'int3' instruction or offer a plausible alternative. NativeClient Bug Tracker. Google. {Online}. Available:https:\/\/code.google.com\/p\/nativeclient\/issues\/detail?id=645","year":"2010"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.15"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771798"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.39"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859660"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816026"},{"key":"e_1_3_2_1_11_1","volume-title":"Intel Core 2. openbsd-misc mailing list. openbsd-misc mailing list. {Online}. Available: http:\/\/marc.info\/?l-openbsd-isc&m=118296441702631","author":"de Raadt T.","year":"2007"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88313-5_37"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155667"},{"key":"e_1_3_2_1_14_1","volume-title":"Introduction to the new accellera open verification library","author":"Foster H.","year":"2006"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.15"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.483.0425"},{"key":"e_1_3_2_1_17_1","volume-title":"dissertation","author":"Hicks M.","year":"2013"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.18"},{"key":"e_1_3_2_1_19_1","unstructured":"M. Hicks C. Sturton S. T. King and J. M. Smith. Specs public repository. {Online}. Available: https:\/\/github.com\/impedimentToProgress\/specs  M. Hicks C. Sturton S. T. King and J. M. Smith. Specs public repository. {Online}. Available: https:\/\/github.com\/impedimentToProgress\/specs"},{"key":"e_1_3_2_1_20_1","unstructured":"Intel Corporation \"Intel Core 2 Extreme Processor X6800 and Intel Core 2 Duo Desktop Processor E6000 and E4000 Sequence -- Specification Update \" 2008.  Intel Corporation \"Intel Core 2 Extreme Processor X6800 and Intel Core 2 Duo Desktop Processor E6000 and E4000 Sequence -- Specification Update \" 2008."},{"key":"e_1_3_2_1_21_1","unstructured":"Jennic Limited \"JN5148 Wireless Microcontroller Modules.\"  Jennic Limited \"JN5148 Wireless Microcontroller Modules.\""},{"key":"e_1_3_2_1_22_1","unstructured":"Jon Stokes \"Two billion-transistor beasts: POWER7 and Niagara 3 \" http:\/\/arstechnica.com\/business\/2010\/02\/two-billion-transistor-beasts-power7-and-niagara-3\/.  Jon Stokes \"Two billion-transistor beasts: POWER7 and Niagara 3 \" http:\/\/arstechnica.com\/business\/2010\/02\/two-billion-transistor-beasts-power7-and-niagara-3\/."},{"key":"e_1_3_2_1_23_1","volume-title":"Researcher to Demonstrate Attack Code for Intel Chips. PCWorld. {Online}. Available: http:\/\/www.pcworld.com\/article\/148353\/security.html","author":"Lemon S.","year":"2008"},{"key":"e_1_3_2_1_24_1","unstructured":"Advanced Micro Devices \"Revision Guide for AMD Athlon 64 and AMD Opteron Processors \" 2005.  Advanced Micro Devices \"Revision Guide for AMD Athlon 64 and AMD Opteron Processors \" 2005."},{"key":"e_1_3_2_1_25_1","volume-title":"Issue C","author":"Instruction Set ARM","year":"1998"},{"key":"e_1_3_2_1_26_1","volume-title":"processor rev. 2.2 and 3.0","author":"Technologies MIPS","year":"1994"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.8"},{"key":"e_1_3_2_1_28_1","volume-title":"Detouring: Translating Software to Circumvent Hard Faults in SimpleCores,\" in International Conference on Dependable Systems and Networks","author":"Meixner A.","year":"2008"},{"key":"e_1_3_2_1_29_1","volume-title":"Check for trailing HLT in x86 is unnecessary. NativeClient Bug Tracker. Google. {Online}. Available: https:\/\/code.google.com\/p\/nativeclient\/issues\/detail?id=155","year":"2009"},{"key":"e_1_3_2_1_30_1","volume-title":"Dynamic loading syscall insists on a trailing HLT on x86-32. NativeClient Bug Tracker. Google. {Online}. Available: https:\/\/code.google.com\/p\/nativeclient\/issues\/detail?id=585","year":"2010"},{"key":"e_1_3_2_1_31_1","volume-title":"Escape from x86-64 inner sandbox using BSF instruction. NativeClient Bug Tracker. Google. {Online}. Available: https:\/\/code.google.com\/p\/nativeclient\/issues\/detail?id=2010","year":"2011"},{"key":"e_1_3_2_1_32_1","volume-title":"x86-64: DATA16 prefix on direct jumps allows sandbox escape on AMD CPUs. NativeClient Bug Tracker. Google. {Online}. Available: https:\/\/code.google.com\/p\/nativeclient\/issues\/detail?id=2578","year":"2012"},{"key":"e_1_3_2_1_33_1","volume-title":"Patching Processor Design Errors,\" in International Conference on Computer Design","author":"Narayanasamy S.","year":"2006"},{"key":"e_1_3_2_1_34_1","unstructured":"OpenCores.org \"OpenRISC OR1200 processor \" http:\/\/opencores.org\/or1k\/OR1200OpenRISCProcessor.  OpenCores.org \"OpenRISC OR1200 processor \" http:\/\/opencores.org\/or1k\/OR1200OpenRISCProcessor."},{"key":"e_1_3_2_1_35_1","volume-title":"Configurable Transient Fault Detection via Dynamic Binary Translation,\" in Workshop on Architectural Reliability","author":"Reis G. A.","year":"2006"},{"key":"e_1_3_2_1_36_1","unstructured":"R. Rubenstein \"Open Source MCU core steps in to power third generation chip \" 2014 http:\/\/www.newelectronics.co.uk\/electronics-technology\/open-source-mcu-core-steps-in-to-power-third-generation-chip\/59110\/.  R. Rubenstein \"Open Source MCU core steps in to power third generation chip \" 2014 http:\/\/www.newelectronics.co.uk\/electronics-technology\/open-source-mcu-core-steps-in-to-power-third-generation-chip\/59110\/."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.41"},{"key":"e_1_3_2_1_38_1","volume-title":"redux,\" in GCC Developer's Summit","author":"Shebs S.","year":"2009"},{"key":"e_1_3_2_1_39_1","volume-title":"AnandTech. AnandTech. {Online}. Available: http:\/\/anadtech.com\/show\/2477\/2","author":"Shimpi A. L.","year":"2008"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168868"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545229"},{"key":"e_1_3_2_1_42_1","unstructured":"Sun \"OpenSPARC T2 Source Code \" http:\/\/www.opensparc.net\/opensparc-t2\/download.html.  Sun \"OpenSPARC T2 Source Code \" http:\/\/www.opensparc.net\/opensparc-t2\/download.html."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.64.0222"},{"key":"e_1_3_2_1_44_1","volume-title":"Automation and Test in Europe","author":"Wagner I.","year":"2007"},{"key":"e_1_3_2_1_45_1","unstructured":"Xen.org security team. {Xen-announce} Xen Security Advisory 7 (CVE-2012-0217) - PV. {Online}. Available: http:\/\/lists.xen.org\/archives\/html\/xen-announce\/2012-06\/msg00001.html  Xen.org security team. {Xen-announce} Xen Security Advisory 7 (CVE-2012-0217) - PV. {Online}. Available: http:\/\/lists.xen.org\/archives\/html\/xen-announce\/2012-06\/msg00001.html"}],"event":{"name":"ASPLOS '15: Architectural Support for Programming Languages and Operating Systems","location":"Istanbul Turkey","acronym":"ASPLOS '15","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2694344.2694366","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2694344.2694366","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:13:32Z","timestamp":1750212812000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2694344.2694366"}},"subtitle":["A Lightweight Runtime Mechanism for Protecting Software from Security-Critical Processor Bugs"],"short-title":[],"issued":{"date-parts":[[2015,3,14]]},"references-count":45,"alternative-id":["10.1145\/2694344.2694366","10.1145\/2694344"],"URL":"https:\/\/doi.org\/10.1145\/2694344.2694366","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2775054.2694366","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2786763.2694366","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,3,14]]},"assertion":[{"value":"2015-03-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}