{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:33:31Z","timestamp":1774802011113,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,3,14]],"date-time":"2015-03-14T00:00:00Z","timestamp":1426291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"US Department of Energy"},{"name":"NSF","award":["CCF- 0845157"],"award-info":[{"award-number":["CCF- 0845157"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,3,14]]},"DOI":"10.1145\/2694344.2694381","type":"proceedings-article","created":{"date-parts":[[2015,3,3]],"date-time":"2015-03-03T09:15:23Z","timestamp":1425374123000},"page":"607-618","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":85,"title":["Page Placement Strategies for GPUs within Heterogeneous Memory Systems"],"prefix":"10.1145","author":[{"given":"Neha","family":"Agarwal","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Nellans","sequence":"additional","affiliation":[{"name":"NVIDIA, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Stephenson","sequence":"additional","affiliation":[{"name":"NVIDIA, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"O'Connor","sequence":"additional","affiliation":[{"name":"NVIDIA, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[{"name":"NVIDIA, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,3,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"T. M. Aamodt W. W. L. Fung I. Singh A. El-Shafiey J. Kwa T. Hetherington A. Gubran A. Boktor T. Rogers A. Bakhoda and H. Jooybar. GPGPU-Sim 3.x Manual. http:\/\/gpgpu-sim.org\/manual\/index.php\/GPGPU-Sim_3.x_Manual 2014. {Online; accessed 4-December-2014}.  T. M. Aamodt W. W. L. Fung I. Singh A. El-Shafiey J. Kwa T. Hetherington A. Gubran A. Boktor T. Rogers A. Bakhoda and H. Jooybar. GPGPU-Sim 3.x Manual. http:\/\/gpgpu-sim.org\/manual\/index.php\/GPGPU-Sim_3.x_Manual 2014. {Online; accessed 4-December-2014}."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854314"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008569"},{"key":"e_1_3_2_1_5_1","first-page":"1","volume-title":"USENIX Annual Technical Conference (USENIXATC)","author":"Blagodurov S.","year":"2011"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/74850.74854"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"On the Importance of Parallel Application Placement in NUMA Multiprocessors. In Symposium on Experiences with Distributed and Multiprocessor Systems (SEDMS)","author":"Brecht T.","year":"1993"},{"key":"e_1_3_2_1_8_1","first-page":"196","volume-title":"Software Design Space Exploration for Exascale Combustion Co-design. In International Supercomputing Conference (ISC)","author":"Chan C.","year":"2013"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.11"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_11_1","unstructured":"J. Corbet. AutoNUMA: the other approach to NUMA scheduling. http:\/\/lwn.net\/Articles\/488709\/ 2012. {Online; accessed 29-May-2014}.  J. Corbet. AutoNUMA: the other approach to NUMA scheduling. http:\/\/lwn.net\/Articles\/488709\/ 2012. {Online; accessed 29-May-2014}."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAAHPC.2011.29"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451157"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"e_1_3_2_1_15_1","volume-title":"http:\/\/www.gnu.org\/software\/binutils\/","author":"Foundation Free Software","year":"2014"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600231"},{"key":"e_1_3_2_1_18_1","unstructured":"HSA Foundation. HSA Platform System Architecture Specification - Provisional 1.0. http:\/\/www.slideshare.net\/hsafoundation\/hsa-platform-system-architecture-specification-provisional-verl-10-ratifed 2014. {Online; accessed 28-May-2014}.  HSA Foundation. HSA Platform System Architecture Specification - Provisional 1.0. http:\/\/www.slideshare.net\/hsafoundation\/hsa-platform-system-architecture-specification-provisional-verl-10-ratifed 2014. {Online; accessed 28-May-2014}."},{"key":"e_1_3_2_1_19_1","unstructured":"Hynix Semiconductor. Hynix GDDR5 SGRAM Part H5GQ1H24AFR Revision 1.0. http:\/\/www.hynix.com\/datasheet\/pdf\/graphics\/H5GQ1H24AFR(Rev1.0).pdf 2009. {Online; accessed 30-Jul-2014}.  Hynix Semiconductor. Hynix GDDR5 SGRAM Part H5GQ1H24AFR Revision 1.0. http:\/\/www.hynix.com\/datasheet\/pdf\/graphics\/H5GQ1H24AFR(Rev1.0).pdf 2009. {Online; accessed 30-Jul-2014}."},{"key":"e_1_3_2_1_20_1","volume-title":"http:\/\/www.hypertransport.org\/docs\/twgdocs\/HTC20051222-0046-0035.pdf","author":"HyperTransport Consortium","year":"2010"},{"key":"e_1_3_2_1_21_1","unstructured":"Intel Corporation. An Introduction to the Intel QuickPath Interconnect. http:\/\/www.intel.com\/content\/www\/us\/en\/io\/quickpath-technology\/quick-path-interconnect-introduction-paper.html 2009. {Online; accessed 7-July-2014}.  Intel Corporation. An Introduction to the Intel QuickPath Interconnect. http:\/\/www.intel.com\/content\/www\/us\/en\/io\/quickpath-technology\/quick-path-interconnect-introduction-paper.html 2009. {Online; accessed 7-July-2014}."},{"key":"e_1_3_2_1_22_1","unstructured":"Intel Corporation. Intel Xeon Processor E7-4870 . http:\/\/ark.intel.com\/products\/75260\/Intel-Xeon-Processor-E7-8893-v2-37_5M-Cache-3_40-GHz 2014. {Online; accessed 28-May-2014}.  Intel Corporation. Intel Xeon Processor E7-4870 . http:\/\/ark.intel.com\/products\/75260\/Intel-Xeon-Processor-E7-8893-v2-37_5M-Cache-3_40-GHz 2014. {Online; accessed 28-May-2014}."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(02)00066-8"},{"key":"e_1_3_2_1_24_1","unstructured":"JEDEC. High Bandwidth Memory(HBM) DRAM - JESD235. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235 2013. {Online; accessed 28-May-2014}.  JEDEC. High Bandwidth Memory(HBM) DRAM - JESD235. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235 2013. {Online; accessed 28-May-2014}."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.100"},{"key":"e_1_3_2_1_26_1","volume-title":"http:\/\/www.cs.utah.edu\/events\/thememoryforum\/joon.PDF","author":"Kim J. Y.","year":"2014"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.180624"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"e_1_3_2_1_31_1","first-page":"19","volume-title":"IEEE Technical Committee on Computer Architecture (TCCA) Newsletter","author":"McCalpin J. D.","year":"1995"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_3_2_1_33_1","first-page":"629","article-title":"Circuit and method for prefetching data for a texture cache","volume":"6","author":"Minkin A.","year":"2003","journal-title":"US Patent"},{"key":"e_1_3_2_1_34_1","first-page":"14","volume-title":"Workshop on Hot Topics in Operating Systems (HotOS)","author":"Mogul J.","year":"2009"},{"key":"e_1_3_2_1_35_1","volume-title":"Optimizing CoMD: A Molecular Dynamics Proxy Application Study. In GPU Technology Conference (GTC)","author":"Mohd-Yusof J.","year":"2014"},{"key":"e_1_3_2_1_36_1","first-page":"28","author":"NVIDIA Corporation","year":"2013","journal-title":"Unified Memory in CUDA 6. http:\/\/devblogs.nvidia.com\/parallelforall\/unified-memory-in-cuda-6\/"},{"key":"e_1_3_2_1_37_1","volume-title":"CUDA C Best Practices Guide. https:\/\/docs.nvidia.com\/cuda\/cuda-c-best-practices-guide\/index.html#allocation","author":"NVIDIA Corporation","year":"2014"},{"key":"e_1_3_2_1_38_1","unstructured":"NVIDIA Corporation. NVIDIA Launches World's First High-Speed GPU Interconnect Helping Pave the Way to Exascale Computing. http:\/\/nvidianews.nvidia.com\/News\/NVIDIA-Launches-World-s-First-High-Speed-GPU-Interconnect-Helping-Pave-the-Way-to-Exascale-Computin-ad6.aspx 2014. {Online; accessed 28-May-2014}.  NVIDIA Corporation. NVIDIA Launches World's First High-Speed GPU Interconnect Helping Pave the Way to Exascale Computing. http:\/\/nvidianews.nvidia.com\/News\/NVIDIA-Launches-World-s-First-High-Speed-GPU-Interconnect-Helping-Pave-the-Way-to-Exascale-Computin-ad6.aspx 2014. {Online; accessed 28-May-2014}."},{"key":"e_1_3_2_1_39_1","volume-title":"Compute Unified Device Architecture. https:\/\/developer.nvidia.com\/cuda-zone","author":"NVIDIA Corporation","year":"2014"},{"key":"e_1_3_2_1_40_1","first-page":"193","volume-title":"Data Placement in HPC Architectures with Heterogeneous Off-chip Memory. In International Conference on Computer Design (ICCD)","author":"Pavlovic M.","year":"2013"},{"key":"e_1_3_2_1_41_1","first-page":"1","volume-title":"Automation & Test in Europe (DATE)","author":"Phadke S.","year":"2011"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1272996.1273004"},{"key":"e_1_3_2_1_46_1","volume-title":"September","author":"Tramm J.","year":"2014"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.44"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237205"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523737"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582067"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333752"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2541231"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"}],"event":{"name":"ASPLOS '15: Architectural Support for Programming Languages and Operating Systems","location":"Istanbul Turkey","acronym":"ASPLOS '15","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2694344.2694381","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2694344.2694381","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:12:20Z","timestamp":1750212740000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2694344.2694381"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3,14]]},"references-count":51,"alternative-id":["10.1145\/2694344.2694381","10.1145\/2694344"],"URL":"https:\/\/doi.org\/10.1145\/2694344.2694381","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2775054.2694381","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2786763.2694381","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,3,14]]},"assertion":[{"value":"2015-03-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}