{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:16:48Z","timestamp":1750306608579,"version":"3.41.0"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2015,3,2]],"date-time":"2015-03-02T00:00:00Z","timestamp":1425254400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"MediaTek research"},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Ministry of Economic Affairs of Taiwan"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2015,3,2]]},"abstract":"<jats:p>\n            Embedded multicore systems are playing increasingly important roles in the design of consumer electronics. The objective of such systems is to optimize both performance and power characteristics of mobile devices. However, currently there are no power metrics supporting popular application design platforms (such as SID) that application developers use to develop their applications. This hinders the ability of application developers to optimize power consumption. In this article we present the design and experiments of a SID-based power-aware simulation framework for embedded multicore systems. The proposed power estimation flow includes two phases: IP-level power modeling and power-aware system simulation. The first phase employs PowerMixer\n            <jats:sup>\n              <jats:italic>IP<\/jats:italic>\n            <\/jats:sup>\n            to construct the power model for the processor IP and other major IPs, while the second phase involves a power abstract interpretation method for summarizing the simulation trace, then, with a CPE module, estimating the power consumption based on the summarized trace information and the input of IP power models. In addition, a\n            <jats:italic>Manager<\/jats:italic>\n            component is devised to map each digital signal processor (DSP) component to a host thread and maintain the access to shared resources. The aim is to maintain the simulation performance as the number of simulated DSP components increases. A power-profiling API is also supported that developers of embedded software can use to tune the granularity of power-profiling for a specific code section of the target application. We demonstrate via case studies and experiments how application developers can use our SID-based power simulator for optimizing the power consumption of their applications. We characterize the power consumption of DSP applications with the DSPstone benchmark and discuss how compiler optimization levels with SIMD intrinsics influence the performance and power consumption. A histogram application and an augmented-reality application based on human-face-based RMS (recognition, mining, and synthesis) application are deployed as running examples on multicore systems to demonstrate how our power simulator can be used by developers in the optimization process to illustrate different views of power dissipations of applications.\n          <\/jats:p>","DOI":"10.1145\/2699834","type":"journal-article","created":{"date-parts":[[2015,3,3]],"date-time":"2015-03-03T14:08:19Z","timestamp":1425391699000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["The Design and Experiments of A SID-Based Power-Aware Simulator for Embedded Multicore Systems"],"prefix":"10.1145","volume":"20","author":[{"given":"Cheng-Yen","family":"Lin","sequence":"first","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Wen","family":"Huang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Bang","family":"Kuan","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shi-Yu","family":"Huang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jenq-Kuen","family":"Lee","sequence":"additional","affiliation":[{"name":"National Tsing Hua University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,3,2]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Andes Tech. 2010. AndesCore n1213-s product brief. http:\/\/www.andestech.com\/en\/products\/.  Andes Tech. 2010. AndesCore n1213-s product brief. http:\/\/www.andestech.com\/en\/products\/."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247401"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-006-9045-5"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_5_1","volume-title":"Austin, and Steve Bennett","author":"Burger Doug","year":"1996","unstructured":"Doug Burger , Todd M. Austin, and Steve Bennett . 1996 . Evaluating future microprocessors: The simplescalar tool set. http:\/\/research.cs.wisc.edu\/techreports\/1996\/TR1308.pdf. Doug Burger, Todd M. Austin, and Steve Bennett. 1996. Evaluating future microprocessors: The simplescalar tool set. http:\/\/research.cs.wisc.edu\/techreports\/1996\/TR1308.pdf."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360148"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the Fall Microprocessor Forum.","author":"Chih-Wei Chang David","year":"2006","unstructured":"David Chih-Wei Chang . 2006 . PAC digital signal processor . In Proceedings of the Fall Microprocessor Forum. David Chih-Wei Chang. 2006. PAC digital signal processor. In Proceedings of the Fall Microprocessor Forum."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217502"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1639562.1639594"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997180"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1210268.1210272"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.14"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/84537.84545"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024736"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2009.5206396"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013283"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"key":"e_1_2_1_18_1","first-page":"2","article-title":"Calculating memory system power for DDR SDRAM","volume":"10","author":"Janzen Jeff","year":"2001","unstructured":"Jeff Janzen . 2001 . Calculating memory system power for DDR SDRAM . Designline 10 , 2 . Jeff Janzen. 2001. Calculating memory system power for DDR SDRAM. Designline 10, 2.","journal-title":"Designline"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/SEC.2008.48"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1845"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/762488.762494"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.555992"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2492882"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2483760.2483780"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the VLSI\/CAD Symposium.","author":"Li Ming-Chih","year":"2008","unstructured":"Ming-Chih Li , Chia-Chien Weng , Tsai-Yuan Tai , and Shi-Hunag. 2008 . Extrapolation-based power modeling for memory compilers using MUX-oriented linear regression . In Proceedings of the VLSI\/CAD Symposium. Ming-Chih Li, Chia-Chien Weng, Tsai-Yuan Tai, and Shi-Hunag. 2008. Extrapolation-based power modeling for memory compilers using MUX-oriented linear regression. In Proceedings of the VLSI\/CAD Symposium."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423899"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.v19:18"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.v21:1"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the 6th International Conference on ASIC (ASICON'05)","volume":"2","author":"Luo Rong","year":"2005","unstructured":"Rong Luo , Hong Luo , Huazhong Yang , and Yuan Xie . 2005 . An instruction-level analytical power model for designing the low power systems on a chip . In Proceedings of the 6th International Conference on ASIC (ASICON'05) . Vol. 2 . 1094--1097. Rong Luo, Hong Luo, Huazhong Yang, and Yuan Xie. 2005. An instruction-level analytical power model for designing the low power systems on a chip. In Proceedings of the 6th International Conference on ASIC (ASICON'05). Vol. 2. 1094--1097."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.736181"},{"volume-title":"Proceedings of the USENIX Annual Technical Conference (USENIXATC'11)","author":"McCullough John C.","key":"e_1_2_1_31_1","unstructured":"John C. McCullough , Yuvraj Agarwal , Jaideep Chandrashekar , Sathyanarayan Kuppuswamy , Alex C. Snoeren , and Rajesh K. Gupta . 2011. Evaluating the effectiveness of model-based power characterization . In Proceedings of the USENIX Annual Technical Conference (USENIXATC'11) . USENIX Association, 12. John C. McCullough, Yuvraj Agarwal, Jaideep Chandrashekar, Sathyanarayan Kuppuswamy, Alex C. Snoeren, and Rajesh K. Gupta. 2011. Evaluating the effectiveness of model-based power characterization. In Proceedings of the USENIX Annual Technical Conference (USENIXATC'11). USENIX Association, 12."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/4434.895100"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363732"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/166955.166979"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/647478.760387"},{"key":"e_1_2_1_39_1","volume-title":"Proceedings of the Conference on Power Aware Computing and Systems (HotPower'08)","author":"Rivoire Suzanne","year":"2008","unstructured":"Suzanne Rivoire , Parthasarathy Ranganathan , and Christos Kozyrakis . 2008 . A comparison of high-level full-system power models . In Proceedings of the Conference on Power Aware Computing and Systems (HotPower'08) . USENIX Association, 3. Suzanne Rivoire, Parthasarathy Ranganathan, and Christos Kozyrakis. 2008. A comparison of high-level full-system power models. In Proceedings of the Conference on Power Aware Computing and Systems (HotPower'08). USENIX Association, 3."},{"volume-title":"Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO'02)","author":"Semeraro Greg","key":"e_1_2_1_40_1","unstructured":"Greg Semeraro , David H. Albonesi , Steven G. Dropsho , Grigorios Magklis , Sandhya Dwarkadas , and Michael L. Scott . 2002. Dynamic frequency and voltage control for a multiple clock domain microarchitecture . In Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO'02) . IEEE Computer Society Press, 356--367. Greg Semeraro, David H. Albonesi, Steven G. Dropsho, Grigorios Magklis, Sandhya Dwarkadas, and Michael L. Scott. 2002. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO'02). IEEE Computer Society Press, 356--367."},{"key":"e_1_2_1_41_1","unstructured":"SID. 2001. SID simulator user's guide. http:\/\/sourceware.org\/sid.  SID. 2001. SID simulator user's guide. http:\/\/sourceware.org\/sid."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2011.52"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01130407"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277227"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339659"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2006.40"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581663"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278364"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124723"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2167329"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/789083.1022893"},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of the 5th International Conference on Signal Processing Applications and Technology (ICSPAT'94)","author":"Zivojnovic Vojin","year":"1994","unstructured":"Vojin Zivojnovic , Juan M. Velarde , and Christian Schlager . 1994 . DSPstone: A dsp-oriented benchmarking methodology . In Proceedings of the 5th International Conference on Signal Processing Applications and Technology (ICSPAT'94) . Vojin Zivojnovic, Juan M. Velarde, and Christian Schlager. 1994. DSPstone: A dsp-oriented benchmarking methodology. In Proceedings of the 5th International Conference on Signal Processing Applications and Technology (ICSPAT'94)."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2699834","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2699834","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:16:59Z","timestamp":1750227419000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2699834"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3,2]]},"references-count":53,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,3,2]]}},"alternative-id":["10.1145\/2699834"],"URL":"https:\/\/doi.org\/10.1145\/2699834","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2015,3,2]]},"assertion":[{"value":"2014-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-03-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}