{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:16:48Z","timestamp":1750306608074,"version":"3.41.0"},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2015,3,2]],"date-time":"2015-03-02T00:00:00Z","timestamp":1425254400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation","doi-asserted-by":"crossref","award":["WU 245\/17-1 (ACCESS)"],"award-info":[{"award-number":["WU 245\/17-1 (ACCESS)"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2015,3,2]]},"abstract":"<jats:p>Efficient access to on-chip instrumentation is a key requirement for post-silicon validation, test, debug, bringup, and diagnosis. Reconfigurable scan networks, as proposed by, for example, IEEE Std 1687-2014 and IEEE Std 1149.1-2013, emerge as an effective and affordable means to cope with the increasing complexity of on-chip infrastructure.<\/jats:p>\n          <jats:p>\n            Reconfigurable scan networks are often hierarchical and may have complex structural and functional dependencies. Common approaches for scan verification based on static structural analysis and functional simulation are not sufficient to ensure correct operation of these types of architectures. To access an instrument in a reconfigurable scan network, a scan-in bit sequence must be generated according to the current state and structure of the network. Due to sequential and combinational dependencies, the access pattern generation process (\n            <jats:italic>pattern retargeting<\/jats:italic>\n            ) poses a complex decision and optimization problem.\n          <\/jats:p>\n          <jats:p>\n            This article presents the first generalized formal model that considers structural and functional dependencies of reconfigurable scan networks and is directly applicable to 1687-2014-based and 1149.1-2013-based scan architectures. This model enables efficient formal verification of complex scan networks, as well as automatic generation of access patterns. The proposed pattern generation method supports concurrent access to multiple target scan registers (\n            <jats:italic>access merging<\/jats:italic>\n            ) and generates short scan-in sequences.\n          <\/jats:p>","DOI":"10.1145\/2699863","type":"journal-article","created":{"date-parts":[[2015,3,3]],"date-time":"2015-03-03T14:08:19Z","timestamp":1425391699000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":41,"title":["Reconfigurable Scan Networks"],"prefix":"10.1145","volume":"20","author":[{"given":"Rafal","family":"Baranowski","sequence":"first","affiliation":[{"name":"University of Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael A.","family":"Kochte","sequence":"additional","affiliation":[{"name":"University of Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[{"name":"University of Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,3,2]]},"reference":[{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401555"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569354"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917412"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0065-2458(03)58003-2"},{"key":"e_1_2_1_6_1","first-page":"517","article-title":"Method for testing a test architecture within a circuit","volume":"5","author":"Bruce W. C.","year":"1996","unstructured":"W. C. Bruce Jr ., J. E. Drufke Jr ., C. O. Eluwa , and J. M. Hudson . 1996 . Method for testing a test architecture within a circuit . US Patent App. 5 , 517 ,637. http:\/\/www.google.com\/patents\/US5517637. W. C. Bruce Jr., J. E. Drufke Jr., C. O. Eluwa, and J. M. Hudson. 1996. Method for testing a test architecture within a circuit. US Patent App. 5,517,637. http:\/\/www.google.com\/patents\/US5517637.","journal-title":"US Patent App."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.128296"},{"volume-title":"Proceedings of the IEEE International Test Conference (ITC'89)","author":"Dahbura A. T.","key":"e_1_2_1_8_1","unstructured":"A. T. Dahbura , M. U. Uyar , and W. Y. Chi . 1989. An optimal test sequence for the JTAG\/IEEE P1149.1 test access port controller . In Proceedings of the IEEE International Test Conference (ITC'89) . 55--62. A. T. Dahbura, M. U. Uyar, and W. Y. Chi. 1989. An optimal test sequence for the JTAG\/IEEE P1149.1 test access port controller. In Proceedings of the IEEE International Test Conference (ITC'89). 55--62."},{"volume-title":"Proceedings of the IEEE International Workshop on Infrastructure IP (IIP'05)","author":"Diamantidis I.","key":"e_1_2_1_9_1","unstructured":"I. Diamantidis , T. Oikonomou , and S. Diamantidis . 2005. Towards an IEEE P1500 verification infrastructure: A comprehensive approach . In Proceedings of the IEEE International Workshop on Infrastructure IP (IIP'05) . 25--30. I. Diamantidis, T. Oikonomou, and S. Diamantidis. 2005. Towards an IEEE P1500 verification infrastructure: A comprehensive approach. In Proceedings of the IEEE International Workshop on Infrastructure IP (IIP'05). 25--30."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.3233\/SAT190014"},{"volume-title":"Proceedings of the Design Automation Conference (DAC'77)","author":"Eichelberger E. B.","key":"e_1_2_1_11_1","unstructured":"E. B. Eichelberger and T. W. Williams . 1977. A logic design structure for LSI testability . In Proceedings of the Design Automation Conference (DAC'77) . 462--468. E. B. Eichelberger and T. W. Williams. 1977. A logic design structure for LSI testability. In Proceedings of the Design Automation Conference (DAC'77). 462--468."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.33"},{"key":"e_1_2_1_13_1","first-page":"513","article-title":"Method and apparatus to check the integrity of scan chain connectivity by traversing the test logic of the device","volume":"10","author":"Fisher R. L.","year":"2002","unstructured":"R. L. Fisher . 2002 . Method and apparatus to check the integrity of scan chain connectivity by traversing the test logic of the device . US Patent App. 10\/300 , 513 . https:\/\/www.patexia.com\/us-publications\/20040098646. R. L. Fisher. 2002. Method and apparatus to check the integrity of scan chain connectivity by traversing the test logic of the device. US Patent App. 10\/300, 513. https:\/\/www.patexia.com\/us-publications\/20040098646.","journal-title":"US Patent App."},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the Technical Communications of the International Conference on Logic Programming (ICLP'11)","volume":"11","author":"Gebser M.","unstructured":"M. Gebser , R. Kaminski , B. Kaufmann , and T. Schaub . 2011. Multi-criteria optimization in answer set programming . In Proceedings of the Technical Communications of the International Conference on Logic Programming (ICLP'11) . Leibniz International Proceedings in Informatics (LIPIcs) , vol. 11 , Dagstuhl Publishing. 1--10. M. Gebser, R. Kaminski, B. Kaufmann, and T. Schaub. 2011. Multi-criteria optimization in answer set programming. In Proceedings of the Technical Communications of the International Conference on Logic Programming (ICLP'11). Leibniz International Proceedings in Informatics (LIPIcs), vol. 11, Dagstuhl Publishing. 1--10."},{"key":"e_1_2_1_15_1","series-title":"Lecture Notes in Computer Science","volume-title":"Clasp: A conflict-driven answer set solver. In Proceedings of the 9th International Conference on Logic Programming and Nonmonotonic Reasoning (LPNMR'07)","author":"Gebser M.","year":"2007","unstructured":"M. Gebser , B. Kaufmann , A. Neumann , and T. Schaub . 2007 . Clasp: A conflict-driven answer set solver. In Proceedings of the 9th International Conference on Logic Programming and Nonmonotonic Reasoning (LPNMR'07) . Lecture Notes in Computer Science , vol. 4483 , Springer , 260--265. M. Gebser, B. Kaufmann, A. Neumann, and T. Schaub. 2007. Clasp: A conflict-driven answer set solver. In Proceedings of the 9th International Conference on Logic Programming and Nonmonotonic Reasoning (LPNMR'07). Lecture Notes in Computer Science, vol. 4483, Springer, 260--265."},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference (DATE'11)","author":"Ghani Zadegan F.","key":"e_1_2_1_16_1","unstructured":"F. Ghani Zadegan , U. Ingelsson , G. Carlsson , and E. Larsson . 2011. Design automation for IEEE P1687 . In Proceedings of the Design, Automation and Test in Europe Conference (DATE'11) . 1412--1417. F. Ghani Zadegan, U. Ingelsson, G. Carlsson, and E. Larsson. 2011. Design automation for IEEE P1687. In Proceedings of the Design, Automation and Test in Europe Conference (DATE'11). 1412--1417."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.155"},{"key":"e_1_2_1_18_1","unstructured":"IEEE. 2013. IEEE standard for test access port and boundary-scan architecture 1149.1-2013. http:\/\/standards.ieee.org\/findstds\/standard\/1149.1-2013.html.  IEEE. 2013. IEEE standard for test access port and boundary-scan architecture 1149.1-2013. http:\/\/standards.ieee.org\/findstds\/standard\/1149.1-2013.html."},{"key":"e_1_2_1_19_1","first-page":"055","article-title":"Scan chain verification using symbolic simulation. May 2006","volume":"7","author":"Kamepalli H. B.","year":"2006","unstructured":"H. B. Kamepalli , P. Sanjeevarao , and C. J. Park . 2006 . Scan chain verification using symbolic simulation. May 2006 . US Patent App. 7 , 055 ,118. http:\/\/www.google.com\/patents\/US7055118. H. B. Kamepalli, P. Sanjeevarao, and C. J. Park. 2006. Scan chain verification using symbolic simulation. May 2006. US Patent App. 7,055,118. http:\/\/www.google.com\/patents\/US7055118.","journal-title":"US Patent App."},{"volume-title":"Introduction to Metamathematics. D. van Nostrand","author":"Kleene S. C.","key":"e_1_2_1_20_1","unstructured":"S. C. Kleene . 1950. Introduction to Metamathematics. D. van Nostrand , Princeton, NJ . S. C. Kleene. 1950. Introduction to Metamathematics. D. van Nostrand, Princeton, NJ."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.74"},{"volume-title":"Proceedings of the IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'12)","author":"Larsson E.","key":"e_1_2_1_22_1","unstructured":"E. Larsson and K. Sibin . 2012. Fault management in an IEEE p1687 (IJTAG) environment . In Proceedings of the IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'12) . 7. E. Larsson and K. Sibin. 2012. Fault management in an IEEE p1687 (IJTAG) environment. In Proceedings of the IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'12). 7."},{"volume-title":"Proceedings of the IEEE International Test Conference (ITC'02)","author":"Marinissen E. J.","key":"e_1_2_1_23_1","unstructured":"E. J. Marinissen , V. Iyengar , and K. Chakrabarty . 2002. A set of benchmarks for modular testing of SOCs . In Proceedings of the IEEE International Test Conference (ITC'02) . 519--528. E. J. Marinissen, V. Iyengar, and K. Chakrabarty. 2002. A set of benchmarks for modular testing of SOCs. In Proceedings of the IEEE International Test Conference (ITC'02). 519--528."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45069-6_1"},{"volume-title":"Proceedings of the IEEE International Test Conference (ITC'03)","author":"Melocco K.","key":"e_1_2_1_25_1","unstructured":"K. Melocco , H. Arora , P. Setlak , G. Kunselman , and S. Mardhani . 2003. A comprehensive approach to assessing and analyzing 1149.1 test logic . In Proceedings of the IEEE International Test Conference (ITC'03) . 358--367. K. Melocco, H. Arora, P. Setlak, G. Kunselman, and S. Mardhani. 2003. A comprehensive approach to assessing and analyzing 1149.1 test logic. In Proceedings of the IEEE International Test Conference (ITC'03). 358--367."},{"volume-title":"Proceedings of the IEEE International Test Conference (ITC'05)","author":"Rearick J.","key":"e_1_2_1_26_1","unstructured":"J. Rearick , B. Eklow , K. Posse , A. Crouch , and B. Bennetts . 2005. IJTAG (internal JTAG): A step toward a DFT standard . In Proceedings of the IEEE International Test Conference (ITC'05) . J. Rearick, B. Eklow, K. Posse, A. Crouch, and B. Bennetts. 2005. IJTAG (internal JTAG): A step toward a DFT standard. In Proceedings of the IEEE International Test Conference (ITC'05)."},{"volume-title":"Proceedings of the IEEE International Test Conference (ITC'06)","author":"Rearick J.","key":"e_1_2_1_27_1","unstructured":"J. Rearick and A. Volz . 2006. A case study of using IEEE p1687 (IJTAG) for high-speed serial I\/O characterization and testing . In Proceedings of the IEEE International Test Conference (ITC'06) . J. Rearick and A. Volz. 2006. A case study of using IEEE p1687 (IJTAG) for high-speed serial I\/O characterization and testing. In Proceedings of the IEEE International Test Conference (ITC'06)."},{"volume-title":"Proceedings of the IEEE International Test Conference (ITC'04)","author":"Remmers J.","key":"e_1_2_1_28_1","unstructured":"J. Remmers , M. Villalba , and R. Fisette . 2004. Hierarchical DFT methodology\u2014A case study . In Proceedings of the IEEE International Test Conference (ITC'04) . 847--856. J. Remmers, M. Villalba, and R. Fisette. 2004. Hierarchical DFT methodology\u2014A case study. In Proceedings of the IEEE International Test Conference (ITC'04). 847--856."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the 3rd International Conference on Formal Methods in Computer-Aided Design (FMCAD'00)","volume":"1954","author":"Sheeran M.","unstructured":"M. Sheeran , S. Singh , and G. Stalmarck . 2000. Checking safety properties using induction and a SAT-solver . In Proceedings of the 3rd International Conference on Formal Methods in Computer-Aided Design (FMCAD'00) . Lecture Notes in Computer Science , vol. 1954 . Springer, 127--144. M. Sheeran, S. Singh, and G. Stalmarck. 2000. Checking safety properties using induction and a SAT-solver. In Proceedings of the 3rd International Conference on Formal Methods in Computer-Aided Design (FMCAD'00). Lecture Notes in Computer Science, vol. 1954. Springer, 127--144."},{"volume-title":"Proceedings of the IEEE International Test Conference (ITC'97)","author":"Singh H.","key":"e_1_2_1_30_1","unstructured":"H. Singh , G. Patankar , and J. Beausang . 1997. A symbolic simulation-based ANSI\/IEEE std 1149.1 compliance checker and BSDL generator . In Proceedings of the IEEE International Test Conference (ITC'97) . 256--264. H. Singh, G. Patankar, and J. Beausang. 1997. A symbolic simulation-based ANSI\/IEEE std 1149.1 compliance checker and BSDL generator. In Proceedings of the IEEE International Test Conference (ITC'97). 256--264."},{"volume-title":"On-Chip Instrumentation: Design and Debug for Systems on Chip","author":"Stollon N.","key":"e_1_2_1_31_1","unstructured":"N. Stollon . 2011. On-Chip Instrumentation: Design and Debug for Systems on Chip . Springer . N. Stollon. 2011. On-Chip Instrumentation: Design and Debug for Systems on Chip. Springer."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2699863","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2699863","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:16:59Z","timestamp":1750227419000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2699863"}},"subtitle":["Modeling, Verification, and Optimal Pattern Generation"],"short-title":[],"issued":{"date-parts":[[2015,3,2]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,3,2]]}},"alternative-id":["10.1145\/2699863"],"URL":"https:\/\/doi.org\/10.1145\/2699863","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2015,3,2]]},"assertion":[{"value":"2013-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-03-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}