{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:04:33Z","timestamp":1780445073662,"version":"3.54.1"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2015,9,28]],"date-time":"2015-09-28T00:00:00Z","timestamp":1443398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2015,9,28]]},"abstract":"<jats:p>NAND flash memory is not only the ubiquitous storage medium in consumer applications but has also started to appear in enterprise storage systems as well. MLC and TLC flash technology made it possible to store multiple bits in the same silicon area as SLC, thus reducing the cost per amount of data stored. However, at current sub-20nm technology nodes, MLC flash devices fail to provide the levels of raw reliability, mainly cycling endurance, that are required by typical enterprise applications. Advanced signal processing and coding schemes are needed to improve the flash bit error rate and thus elevate the device reliability to the desired level. In this article, we report on the use of adaptive voltage thresholds and cell-to-cell interference cancellation in the read operation of NAND flash devices. We discuss how the optimal read voltage thresholds can be determined and assess the benefit of cancelling cell-to-cell interference in terms of cycling endurance, data retention, and resilience to read disturb.<\/jats:p>","DOI":"10.1145\/2699866","type":"journal-article","created":{"date-parts":[[2015,9,29]],"date-time":"2015-09-29T19:22:29Z","timestamp":1443554549000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Enhancing the Reliability of MLC NAND Flash Memory Systems by Read Channel Optimization"],"prefix":"10.1145","volume":"20","author":[{"given":"Nikolaos","family":"Papandreou","sequence":"first","affiliation":[{"name":"IBM Research - Zurich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Parnell","sequence":"additional","affiliation":[{"name":"IBM Research - Zurich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haralampos","family":"Pozidis","sequence":"additional","affiliation":[{"name":"IBM Research - Zurich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Mittelholzer","sequence":"additional","affiliation":[{"name":"IBM Research - Zurich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Evangelos","family":"Eleftheriou","sequence":"additional","affiliation":[{"name":"IBM Research - Zurich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Charles","family":"Camp","sequence":"additional","affiliation":[{"name":"IBM Systems, Houston, TX"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Griffin","sequence":"additional","affiliation":[{"name":"IBM Systems, Poughkeepsie, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gary","family":"Tressler","sequence":"additional","affiliation":[{"name":"IBM Systems, Poughkeepsie, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew","family":"Walls","sequence":"additional","affiliation":[{"name":"IBM Systems, San Jose, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,9,28]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2013.2278083"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140503"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the IEEE International Symposium on Information Theory (ISIT). 2128--2132","author":"Berman A.","unstructured":"A. Berman and Y. Birk . 2011. Constrained flash memory programming . In Proceedings of the IEEE International Symposium on Information Theory (ISIT). 2128--2132 . A. Berman and Y. Birk. 2011. Constrained flash memory programming. In Proceedings of the IEEE International Symposium on Information Theory (ISIT). 2128--2132."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE'13)","author":"Cai Y.","unstructured":"Y. Cai , E. Haratsch , O. Mutlu , and K. Mai . 2013. Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'13) . 1285--1290. Y. Cai, E. Haratsch, O. Mutlu, and K. Mai. 2013. Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'13). 1285--1290."},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the International Conference on IC Design Technology (ICICDT). IEEE, 37--40","author":"Calabrese M.","unstructured":"M. Calabrese , C. Miccoli , C. Compagnoni , L. Chiavarone , S. Beltrami , A. Parisi , S. Bartolone , A. L. Lacaita , A. S. Spinelli , and A. Visconti . 2013. Accelerated reliability testing of flash memory: Accuracy and issues on a 45nm NOR technology . In Proceedings of the International Conference on IC Design Technology (ICICDT). IEEE, 37--40 . M. Calabrese, C. Miccoli, C. Compagnoni, L. Chiavarone, S. Beltrami, A. Parisi, S. Bartolone, A. L. Lacaita, A. S. Spinelli, and A. Visconti. 2013. Accelerated reliability testing of flash memory: Accuracy and issues on a 45nm NOR technology. In Proceedings of the International Conference on IC Design Technology (ICICDT). IEEE, 37--40."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007152"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2026658"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046966"},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the Flash Memory Summit. 13","author":"Frickey R.","year":"2012","unstructured":"R. Frickey . 2012 . Data integrity on 20nm SSDs . In Proceedings of the Flash Memory Summit. 13 . R. Frickey. 2012. Data integrity on 20nm SSDs. In Proceedings of the Flash Memory Summit. 13."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2013.6504220"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-012-0716-0"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/55.998871"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the IEEE International Memory Workshop (IMW). 1--4.","author":"Lee S.","year":"2012","unstructured":"S. Lee . 2012 . Scaling challenges in NAND flash device toward 10nm technology . In Proceedings of the IEEE International Memory Workshop (IMW). 1--4. S. Lee. 2012. Scaling challenges in NAND flash device toward 10nm technology. In Proceedings of the IEEE International Memory Workshop (IMW). 1--4."},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP). 1601--1604","author":"Lee D.-H.","unstructured":"D.-H. Lee and W. Sung . 2012. Least squares based cell-to-cell interference cancelation technique for multi-level cell NAND flash memory . In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP). 1601--1604 . D.-H. Lee and W. Sung. 2012. Least squares based cell-to-cell interference cancelation technique for multi-level cell NAND flash memory. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP). 1601--1604."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.190"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the 44th Annual IEEE International Reliability Physics Symposium. IEEE, 29--35","author":"Mielke N.","unstructured":"N. Mielke , H. Belgal , A. Fazio , Q. Meng , and N. Righos . 2006. Recovery effects in the distributed cycling of flash memories . In Proceedings of the 44th Annual IEEE International Reliability Physics Symposium. IEEE, 29--35 . N. Mielke, H. Belgal, A. Fazio, Q. Meng, and N. Righos. 2006. Recovery effects in the distributed cycling of flash memories. In Proceedings of the 44th Annual IEEE International Reliability Physics Symposium. IEEE, 29--35."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.836721"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2239116"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2011.6134528"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591594"},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 420--423","author":"Park B.","unstructured":"B. Park , S. Cho , M. Park , S. Park , Y. Lee , M. K. Cho , K.-O. Ahn , G. Bae , and S. Park . 2012. Challenges and limitations of NAND flash memory devices based on floating gates . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 420--423 . B. Park, S. Cho, M. Park, S. Park, Y. Lee, M. K. Cho, K.-O. Ahn, G. Bae, and S. Park. 2012. Challenges and limitations of NAND flash memory devices based on floating gates. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 420--423."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2101054"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the IEEE Global Communications Conference (GLOBECOM). 3219--3224","author":"Peleato B.","unstructured":"B. Peleato , R. Agarwal , J. Cioffi , M. Qin , and P. Siegel . 2012. Towards minimizing read time for NAND flash . In Proceedings of the IEEE Global Communications Conference (GLOBECOM). 3219--3224 . B. Peleato, R. Agarwal, J. Cioffi, M. Qin, and P. Siegel. 2012. Towards minimizing read time for NAND flash. In Proceedings of the IEEE Global Communications Conference (GLOBECOM). 3219--3224."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2013.053013.120733"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the Symposium on VLSI Technology (VLSIT). 216--217","author":"Shim H.","unstructured":"H. Shim , S.-S. Lee , B. Kim , N. Lee , D. Kim , H. Kim , B. Ahn , Y. Hwang , H. Lee , J. Kim , Y. Lee , H. Lee , J. Lee , S. Chang , J. Yang , S. Park , S. Aritome , S. Lee , K.-O. Ahn , G. Bae , and Y. Yang . 2011. Highly reliable 26nm 64Gb MLC E2NAND (embedded-ECC & enhanced-efficiency) flash memory with MSP (memory signal processing) controller . In Proceedings of the Symposium on VLSI Technology (VLSIT). 216--217 . H. Shim, S.-S. Lee, B. Kim, N. Lee, D. Kim, H. Kim, B. Ahn, Y. Hwang, H. Lee, J. Kim, Y. Lee, H. Lee, J. Lee, S. Chang, J. Yang, S. Park, S. Aritome, S. Lee, K.-O. Ahn, G. Bae, and Y. Yang. 2011. Highly reliable 26nm 64Gb MLC E2NAND (embedded-ECC & enhanced-efficiency) flash memory with MSP (memory signal processing) controller. In Proceedings of the Symposium on VLSI Technology (VLSIT). 216--217."},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 409--412","author":"Shin B.","unstructured":"B. Shin , C. Seol , J.-S. Chung , and J. J. Kong . 2012. Error control coding and signal processing for flash memories . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 409--412 . B. Shin, C. Seol, J.-S. Chung, and J. J. Kong. 2012. Error control coding and signal processing for flash memories. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 409--412."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.07.007"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2489792"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the International Electron Devices Meeting (IEDM). 23--26","author":"Yamada S.","unstructured":"S. Yamada , Y. Hiura , T. Yamane , K. Amemiya , Y. Ohshima , and K. Yoshikawa . 1993. Degradation mechanism of flash EEPROM programming after program\/erase cycles . In Proceedings of the International Electron Devices Meeting (IEDM). 23--26 . S. Yamada, Y. Hiura, T. Yamane, K. Amemiya, Y. Ohshima, and K. Yoshikawa. 1993. Degradation mechanism of flash EEPROM programming after program\/erase cycles. In Proceedings of the International Electron Devices Meeting (IEDM). 23--26."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2699866","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2699866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:16:59Z","timestamp":1750227419000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2699866"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9,28]]},"references-count":31,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,9,28]]}},"alternative-id":["10.1145\/2699866"],"URL":"https:\/\/doi.org\/10.1145\/2699866","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9,28]]},"assertion":[{"value":"2014-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-09-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}