{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:23:05Z","timestamp":1771705385478,"version":"3.50.1"},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2017,1,28]],"date-time":"2017-01-28T00:00:00Z","timestamp":1485561600000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"MSIP","award":["IITP-2015-R0346-15-1008 and NRF-2015M3C4A7065645"],"award-info":[{"award-number":["IITP-2015-R0346-15-1008 and NRF-2015M3C4A7065645"]}]},{"name":"NSF","award":["1213052, 1205618, 1302557, 1526750, 1409095, and 1439021"],"award-info":[{"award-number":["1213052, 1205618, 1302557, 1526750, 1409095, and 1439021"]}]},{"name":"DOE","award":["DE-AC02-05CH1123"],"award-info":[{"award-number":["DE-AC02-05CH1123"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Storage"],"published-print":{"date-parts":[[2016,3,8]]},"abstract":"<jats:p>As the popularity of NAND flash expands in arenas from embedded systems to high-performance computing, a high-fidelity understanding of its specific properties becomes increasingly important. Further, with the increasing trend toward multiple-die, multiple-plane architectures and high-speed interfaces, flash memory systems are expected to continue to scale and cheapen, resulting in their broader proliferation. However, when designing NAND-based devices, making decisions about the optimal system configuration is nontrivial, because flash is sensitive to a number of parameters and suffers from inherent latency variations, and no available tools suffice for studying these nuances. The parameters include the architectures, such as multidie and multiplane, diverse node technologies, bit densities, and cell reliabilities. Therefore, we introduce NANDFlashSim, a high-fidelity, latency-variation-aware, and highly configurable NAND-flash simulator, which implements a detailed timing model for 16 state-of-the-art NAND operations. Using NANDFlashSim, we notably discover the following. First, regardless of the operation, reads fail to leverage internal parallelism. Second, MLC provides lower I\/O bus contention than SLC, but contention becomes a serious problem as the number of dies increases. Third, many-die architectures outperform many-plane architectures for disk-friendly workloads. Finally, employing a high-performance I\/O bus or an increased page size does not enhance energy savings. Our simulator is available at http:\/\/nfs.camelab.org.<\/jats:p>","DOI":"10.1145\/2700310","type":"journal-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T15:37:54Z","timestamp":1454341074000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["NANDFlashSim"],"prefix":"10.1145","volume":"12","author":[{"given":"Myoungsoo","family":"Jung","sequence":"first","affiliation":[{"name":"Yonsei University, Incheon, Korea"}]},{"given":"Wonil","family":"Choi","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, PA, USA"}]},{"given":"Shuwen","family":"Gao","sequence":"additional","affiliation":[{"name":"Intel, CA, USA"}]},{"given":"Ellis Herbert","family":"Wilson III","sequence":"additional","affiliation":[{"name":"Panasas, PA, USA"}]},{"given":"David","family":"Donofrio","sequence":"additional","affiliation":[{"name":"Lawrence Berkeley National Laboratory, CA, USA"}]},{"given":"John","family":"Shalf","sequence":"additional","affiliation":[{"name":"Lawrence Berkeley National Laboratory, CA, USA"}]},{"given":"Mahmut Taylan","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,1,28]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1404014.1404019"},{"key":"e_1_2_1_2_1","volume-title":"Ganger","author":"Bucy John S.","year":"2008","unstructured":"John S. Bucy, Jiri Schindler, Steven W. Schlosser, and Gregory R. Ganger. 2008. The disksim simulation environment version 4.0 reference manual. In Parallel Data Laboratory."},{"key":"e_1_2_1_3_1","unstructured":"Cadence. Hardware and Software Development Tools. http:\/\/www.tensilica.com\/products\/hw-sw-dev-tools\/."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1027794.1027801"},{"key":"e_1_2_1_5_1","unstructured":"Ryan Fisher. 2008. Optimizing NAND flash performance. In FlashMemory Summit."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2535461.2535472"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"e_1_2_1_9_1","unstructured":"Hynix Inc. 2009. NAND flash memory MLC datasheet H27UBG8T2A. http:\/\/www.hynix.com\/."},{"key":"e_1_2_1_10_1","unstructured":"Intel and Seagate. 2003. Serial ATA Native Command Queuing: An Exciting New Performance Feature for Serial ATA."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2342806.2342815"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of IWSSPS.","author":"Jung Myoungsoo","year":"2009","unstructured":"Myoungsoo Jung and Joonhyuk Yoo. 2009. Scheduling garbage collection opportunistically to reduce worst-case I\/O performance in solid state disks. In Proceedings of IWSSPS."},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of VLSIC.","author":"Kim Chulbum","year":"2011","unstructured":"Chulbum Kim, Jinho Ryu, Taesung Lee, Hyeonggon Kim, Jeawoo Lim, Jaeyong Jeong, Seonghwan Seo, Hongsoo Jeon, Bokeun Kim, Inyoul Lee, Dooseop Lee, Pansuk Kwak, Seongsoon Cho, Yongsik Yim, Changhyun Cho, Woopyo Jeong, Jinman Han, Dooheon Song, Kyehyun Kyung, Youngho Lim, and Younghyun Jun. 2011. A 21nm high performance 64Gb MLC NAND flash memory with 400MB\/s asynchronous toggle DDR interface. In Proceedings of VLSIC."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIMUL.2009.17"},{"key":"e_1_2_1_15_1","unstructured":"LBNL. A new breed of supercomputers for improving global climate predictions. http:\/\/crd.lbl.gov\/groups-depts\/ftg\/projects\/current-projects\/green-flash\/."},{"key":"e_1_2_1_16_1","volume-title":"US20110302352 A1.","author":"Lee Jaesoo","year":"2009","unstructured":"Jaesoo Lee, Kangho Roh, Wonhee Cho, Hojun Shim, Youngjoon Choi, Jaehoon Heo, Jehyuck Song, Seungduk Cho, Seontaek Kim, Moonwook Oh, Jongtae Park, Wonmoon Cheon, Chanik Park, and Yangsup Lee. 2009. Memory system and method of accessing a semiconductor memory device. In US20110302352 A1."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855807.1855816"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of ISSCC.","author":"Lee Seungjae","year":"2004","unstructured":"Seungjae Lee, Youngtaek Lee, Wookkee Han, Donghwan Kim, Moosung Kim, Seunghyun Moon, Hyunchul Cho, Jungwoo Lee, Daeseok Byeon, Youngho Lim, Hyungsuk Kim, Sunghoi Hur, and Kangdeog Suh. 2004. A 3.3V 4Gb four-level NAND flash memory with 90nm CMOS technology. In Proceedings of ISSCC."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1376616.1376723"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1712605.1712611"},{"key":"e_1_2_1_21_1","unstructured":"Micron Technology Inc. 2007. NAND flash memory MLC datasheet MT29F8G08MAAWC MT29F16G08QASWC. http:\/\/www.micron.com\/."},{"key":"e_1_2_1_22_1","unstructured":"Micron Technology Inc. 2009. NAND flash memory datasheet MT29F16G08ABABA MT29F32G08AFABA. http:\/\/www.micron.com\/."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2249557"},{"key":"e_1_2_1_24_1","unstructured":"ONFI Working Group. 2011. Open NAND flash interface."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.3"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1022594.1022596"},{"key":"e_1_2_1_27_1","unstructured":"Frankie F. Roohparvar. 2007. Single level cell programming in a multiple level cell non-volatile memory device. U.S. Patent 20070133249 A1."},{"key":"e_1_2_1_28_1","unstructured":"SNIA. 2006. IOTTA repository. http:\/\/iotta.snia.org\/."},{"key":"e_1_2_1_29_1","volume-title":"JAMES","volume":"3","author":"Wehner Michael F.","year":"2011","unstructured":"Michael F. Wehner, Leonid Oliker, John Shalf, David Donofrio, Leroy A. Drummond, Ross Heikes, Shoaib Kamil, Celal Konor, Norman Miller, Hiroaki Miura, Marghoob Mohiyuddin, David Randall, and Woo-Sun Yang. 2011. Hardware\/software co-design of global cloud system resolving models. In JAMES, Vol. 3."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/1960475.1960483"}],"container-title":["ACM Transactions on Storage"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2700310","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2700310","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2700310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:35:43Z","timestamp":1763458543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2700310"}},"subtitle":["High-Fidelity, Microarchitecture-Aware NAND Flash Memory Simulation"],"short-title":[],"issued":{"date-parts":[[2016,1,28]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,3,8]]}},"alternative-id":["10.1145\/2700310"],"URL":"https:\/\/doi.org\/10.1145\/2700310","relation":{},"ISSN":["1553-3077","1553-3093"],"issn-type":[{"value":"1553-3077","type":"print"},{"value":"1553-3093","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1,28]]},"assertion":[{"value":"2014-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-10-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-01-28","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}