{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:16:04Z","timestamp":1750306564022,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,1,19]],"date-time":"2015-01-19T00:00:00Z","timestamp":1421625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,1,19]]},"DOI":"10.1145\/2701310.2701312","type":"proceedings-article","created":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T13:44:08Z","timestamp":1424180648000},"page":"25-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Scalable and Dynamic Global Power Management for Multicore Chips"],"prefix":"10.1145","author":[{"given":"Mwaffaq","family":"Otoom","sequence":"first","affiliation":[{"name":"Computer Engineering Dept., Yarmouk University, Irbid 21163 Jordan"}]},{"given":"Pedro","family":"Trancoso","sequence":"additional","affiliation":[{"name":"Computer Science Dept., University of Cyprus, Nicosia 20537 Cyprus"}]},{"given":"Hisham","family":"Almasaeid","sequence":"additional","affiliation":[{"name":"Computer Engineering Dept., Yarmouk University, Irbid 21163 Jordan"}]},{"given":"Mohammad","family":"Alzubaidi","sequence":"additional","affiliation":[{"name":"Computer Engineering Dept., Yarmouk University, Irbid 21163 Jordan"}]}],"member":"320","published-online":{"date-parts":[[2015,1,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015740"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2529992"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593199"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"R. Ye and Q. Xu \"Learning-based power management for multi-core processors via idle period manipulation \" ASP-DAC pp: 115--120 2012 R. Ye and Q. Xu \"Learning-based power management for multi-core processors via idle period manipulation \" ASP-DAC pp: 115--120 2012","DOI":"10.1109\/ASPDAC.2012.6164929"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442087.2442095"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333686"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"W. Liu Y. Tan and Q. Qiu. \"Enhanced Q-learning algorithm for dynamic power management with performance constraint \" DATE pp: 602--605 2010 W. Liu Y. Tan and Q. Qiu. \"Enhanced Q-learning algorithm for dynamic power management with performance constraint \" DATE pp: 602--605 2010","DOI":"10.1109\/DATE.2010.5457135"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2059270"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"T. Kolpe A. Zhai and S.S. Sapatnekar. \"Enabling Improved Power Management in Multicore Processors through Clustered DVFS \" DATE pp: 1--6 2011 T. Kolpe A. Zhai and S.S. Sapatnekar. \"Enabling Improved Power Management in Multicore Processors through Clustered DVFS \" DATE pp: 1--6 2011","DOI":"10.1109\/DATE.2011.5763052"},{"key":"e_1_3_2_1_10_1","unstructured":"T. Mitchell. Machine Learning. McGrow Hill. 1997 T. Mitchell. Machine Learning. McGrow Hill. 1997"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_12_1","unstructured":"PARSEC Benchmark http:\/\/www.cs.utexas.edu\/~parsec_m5 PARSEC Benchmark http:\/\/www.cs.utexas.edu\/~parsec_m5"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785553"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"A.B. Kahng L. Bin P. Li-Shiuan and K. Samadi. \"Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration \" DATE pp: 423--428 2009 A.B. Kahng L. Bin P. Li-Shiuan and K. Samadi. \"Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration \" DATE pp: 423--428 2009","DOI":"10.1109\/DATE.2009.5090700"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_3_2_1_16_1","unstructured":"IBM CPLEX Optimizer http:\/\/www-01.ibm.com\/software\/commerce\/optimization\/cplex-optimizer\/ IBM CPLEX Optimizer http:\/\/www-01.ibm.com\/software\/commerce\/optimization\/cplex-optimizer\/"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_18_1","unstructured":"Princeton's Garnet Network Simulator http:\/\/www.princeton.edu\/~niketa\/publications\/garnet-tech-report.pdf Princeton's Garnet Network Simulator http:\/\/www.princeton.edu\/~niketa\/publications\/garnet-tech-report.pdf"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.283"},{"key":"e_1_3_2_1_21_1","first-page":"21","article-title":"A simple model for the energy-efficient optimal real-time multiprocessor scheduling","volume":"18","author":"Fei F.","year":"2012","journal-title":"CSAE, pp"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160001"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.148"},{"key":"e_1_3_2_1_24_1","first-page":"61","article-title":"Dynamic thread mapping for high-performance, power-efficient heterogeneous many-core systems","volume":"54","author":"Liu G","year":"2013","journal-title":"ICCD, pp"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006094"},{"key":"e_1_3_2_1_26_1","first-page":"80","article-title":"Linear programming based parallel job scheduling for power constrained systems","volume":"72","author":"Etinski M.","year":"2011","journal-title":"HPCS, pp"}],"event":{"name":"PARMA-DITAM '15: 6th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and 4th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms","acronym":"PARMA-DITAM '15","location":"Amsterdam Netherlands"},"container-title":["Proceedings of the 6th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2701310.2701312","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2701310.2701312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:09Z","timestamp":1750227189000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2701310.2701312"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1,19]]},"references-count":26,"alternative-id":["10.1145\/2701310.2701312","10.1145\/2701310"],"URL":"https:\/\/doi.org\/10.1145\/2701310.2701312","relation":{},"subject":[],"published":{"date-parts":[[2015,1,19]]},"assertion":[{"value":"2015-01-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}