{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:28Z","timestamp":1750308568685,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,2,7]],"date-time":"2015-02-07T00:00:00Z","timestamp":1423267200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,2,7]]},"DOI":"10.1145\/2712386.2712393","type":"proceedings-article","created":{"date-parts":[[2015,1,28]],"date-time":"2015-01-28T14:12:26Z","timestamp":1422454346000},"page":"122-131","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Effective communication for a system of cluster-on-a-chip processors"],"prefix":"10.1145","author":[{"given":"Pablo","family":"Reble","sequence":"first","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}]},{"given":"Stefan","family":"Lankes","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}]},{"given":"Fabian","family":"Fischer","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}]},{"given":"Matthias S.","family":"M\u00fcller","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}]}],"member":"320","published-online":{"date-parts":[[2015,2,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"The NAS parallel benchmarks. Intl. journal of supercomputer applications, 5(3):66--73","author":"Bailey D.","year":"1991","unstructured":"D. Bailey , E. Barszcz , J. Barton , D. Browning , R. Carter , R. Fatoohi , P. Frederickson , T. Lasinski , R. Schreiber , H. Simon , V. Venkatakrishnan , and S. Weeratunga . The NAS parallel benchmarks. Intl. journal of supercomputer applications, 5(3):66--73 , 1991 . D. Bailey, E. Barszcz, J. Barton, D. Browning, R. Carter, R. Fatoohi, P. Frederickson, T. Lasinski, R. Schreiber, H. Simon, V. Venkatakrishnan, and S. Weeratunga. The NAS parallel benchmarks. Intl. journal of supercomputer applications, 5(3):66--73, 1991."},{"key":"e_1_3_2_1_2_1","first-page":"588","volume-title":"ISSCC 2008","author":"Bell S.","year":"2008","unstructured":"S. Bell , B. Edwards , J. Amann , R. Conlin , K. Joyce , V. Leung , J. MacKay , M. Reif , L. Bao , J. Brown , M. Mattina , C.-C. Miao , C. Ramey , D. Wentzlaff , W. Anderson , E. Berger , N. Fairbanks , D. Khan , F. Montenegro , J. Stickney , and J. Zook . TILE64 - processor: a 64-core SoC with mesh interconnect. In Solid-state circuits conference, 2008 . ISSCC 2008 . digest of technical papers. IEEE international, Feb. 2008 , pp. 588 -- 598 . DOI: 10.1109\/ISSCC.2008.4523070. 10.1109\/ISSCC.2008.4523070 S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, and J. Zook. TILE64 - processor: a 64-core SoC with mesh interconnect. In Solid-state circuits conference, 2008. ISSCC 2008. digest of technical papers. IEEE international, Feb. 2008, pp. 588--598. DOI: 10.1109\/ISSCC.2008.4523070."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2011.5999870"},{"key":"e_1_3_2_1_4_1","volume-title":"iRCCE: a non-blocking communication extension to the RCCE communication library for the intel single-chip cloud computer. Users Guide and API Manual (Version 2.0). Chair for Operating Systems","author":"Clauss C.","year":"2013","unstructured":"C. Clauss , S. Lankes , P. Reble , J. Galowicz , S. Pickartz , and T. Bemmerl . iRCCE: a non-blocking communication extension to the RCCE communication library for the intel single-chip cloud computer. Users Guide and API Manual (Version 2.0). Chair for Operating Systems , RWTH Aachen University , Mar. 2013 . DOI: 10.13140\/2.1.2360.0961. 10.13140\/2.1.2360.0961 C. Clauss, S. Lankes, P. Reble, J. Galowicz, S. Pickartz, and T. Bemmerl. iRCCE: a non-blocking communication extension to the RCCE communication library for the intel single-chip cloud computer. Users Guide and API Manual (Version 2.0). Chair for Operating Systems, RWTH Aachen University, Mar. 2013. DOI: 10.13140\/2.1.2360.0961."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665680"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2011.109"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(06)80021-9"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38750-0_4"},{"key":"e_1_3_2_1_9_1","volume-title":"RCCE: a small library for many-core communication. Version 2.0","author":"Mattson T.","year":"2011","unstructured":"T. Mattson and R. van der Wijngaart . RCCE: a small library for many-core communication. Version 2.0 . Intel Corporation , Jan. 2011 . URL: http:\/\/communities.intel.com\/docs\/DOC-5628. T. Mattson and R. van der Wijngaart. RCCE: a small library for many-core communication. Version 2.0. Intel Corporation, Jan. 2011. URL: http:\/\/communities.intel.com\/docs\/DOC-5628."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.53"},{"key":"e_1_3_2_1_11_1","volume-title":"Sept.","author":"Pakin S.","year":"2009","unstructured":"S. Pakin , M. Lang , and D. K. Kerbyson . The reverse-acceleration model for programming petascale hybrid systems. IBM journal of research and development, 53(5):721--735 , Sept. 2009 . ISSN : 0018-8646. DOI: 10.1147\/JRD.2009.5429074. 10.1147\/JRD.2009.5429074 S. Pakin, M. Lang, and D. K. Kerbyson. The reverse-acceleration model for programming petascale hybrid systems. IBM journal of research and development, 53(5):721--735, Sept. 2009. ISSN: 0018-8646. DOI: 10.1147\/JRD.2009.5429074."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2013.86"},{"key":"e_1_3_2_1_13_1","first-page":"13 039545","volume-title":"Proceedings of the many-core applications research community (MARC) symposium at the RWTH Aachen University. Germany","author":"Reble P.","year":"2012","unstructured":"P. Reble , C. Clauss , M. Riepen , S. Lankes , and T. Bemmerl . Connecting the cloud: transparent and flexible communication for a cluster of Intel SCCs . In Proceedings of the many-core applications research community (MARC) symposium at the RWTH Aachen University. Germany , Dec. 2012 , pp. 13 -- 19 . ISBN: 978-300- 039545 - 039541 . P. Reble, C. Clauss, M. Riepen, S. Lankes, and T. Bemmerl. Connecting the cloud: transparent and flexible communication for a cluster of Intel SCCs. In Proceedings of the many-core applications research community (MARC) symposium at the RWTH Aachen University. Germany, Dec. 2012, pp. 13--19. ISBN: 978-300-039545-1."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-54420-0_81"},{"key":"e_1_3_2_1_15_1","volume-title":"Intel Corporation","author":"SCC","year":"2010","unstructured":"SCC external architecture specification (EAS). Revision 1.1 . Intel Corporation , Nov. 2010 . URL: http:\/\/communities.intel.com\/docs\/DOC-5852. SCC external architecture specification (EAS). Revision 1.1. Intel Corporation, Nov. 2010. URL: http:\/\/communities.intel.com\/docs\/DOC-5852."},{"key":"e_1_3_2_1_16_1","first-page":"13 717","volume-title":"Proceedings of the 3rd marc symposium. KIT Scientific Publishing","author":"van Tol M.","year":"2011","unstructured":"M. van Tol , R. Bakker , M. Verstraaten , C. Grelck , and C. Jesshope . Efficient memory copy operations on the 48-core Intel SCC processor . In Proceedings of the 3rd marc symposium. KIT Scientific Publishing , Ettlingen, Germany , July 2011 , pp. 13 -- 18 . ISBN: 978-3-86644- 717 - 712 . M. van Tol, R. Bakker, M. Verstraaten, C. Grelck, and C. Jesshope. Efficient memory copy operations on the 48-core Intel SCC processor. In Proceedings of the 3rd marc symposium. KIT Scientific Publishing, Ettlingen, Germany, July 2011, pp. 13--18. ISBN: 978-3-86644-717-2."}],"event":{"name":"PPoPP '15: 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"San Francisco California","acronym":"PPoPP '15"},"container-title":["Proceedings of the Sixth International Workshop on Programming Models and Applications for Multicores and Manycores"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2712386.2712393","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2712386.2712393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:22Z","timestamp":1750273462000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2712386.2712393"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,7]]},"references-count":16,"alternative-id":["10.1145\/2712386.2712393","10.1145\/2712386"],"URL":"https:\/\/doi.org\/10.1145\/2712386.2712393","relation":{},"subject":[],"published":{"date-parts":[[2015,2,7]]},"assertion":[{"value":"2015-02-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}