{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,18]],"date-time":"2025-10-18T15:03:26Z","timestamp":1760799806777,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":2,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,3,29]],"date-time":"2015-03-29T00:00:00Z","timestamp":1427587200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,3,29]]},"DOI":"10.1145\/2717764.2717780","type":"proceedings-article","created":{"date-parts":[[2015,3,12]],"date-time":"2015-03-12T12:18:15Z","timestamp":1426162695000},"page":"83-83","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Analog Circuit and Layout Synthesis Revisited"],"prefix":"10.1145","author":[{"given":"Rob A.","family":"Rutenbar","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,3,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735037"},{"key":"e_1_3_2_1_2_1","volume-title":"Analog Synthesis (and Verification) Revisited: What's Missing? Invited Talk, at Computer Aided Verification (CAV) Frontiers in Analog Circuit (FAC) Synthesis and Verification Workshop . (July","author":"Rutenbar R. A.","year":"2011","unstructured":"Rutenbar , R. A. , Analog Synthesis (and Verification) Revisited: What's Missing? Invited Talk, at Computer Aided Verification (CAV) Frontiers in Analog Circuit (FAC) Synthesis and Verification Workshop . (July 2011 ). http:\/\/www.async.ece.utah.edu\/FAC2011\/abstracts\/RutenbarSlides.pdf. Rutenbar, R. A., Analog Synthesis (and Verification) Revisited: What's Missing? Invited Talk, at Computer Aided Verification (CAV) Frontiers in Analog Circuit (FAC) Synthesis and Verification Workshop . (July 2011). http:\/\/www.async.ece.utah.edu\/FAC2011\/abstracts\/RutenbarSlides.pdf."}],"event":{"name":"ISPD'15: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"ISPD'15"},"container-title":["Proceedings of the 2015 Symposium on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2717764.2717780","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2717764.2717780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T18:55:54Z","timestamp":1750272954000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2717764.2717780"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3,29]]},"references-count":2,"alternative-id":["10.1145\/2717764.2717780","10.1145\/2717764"],"URL":"https:\/\/doi.org\/10.1145\/2717764.2717780","relation":{},"subject":[],"published":{"date-parts":[[2015,3,29]]},"assertion":[{"value":"2015-03-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}