{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:48:51Z","timestamp":1750308531189,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,3,29]],"date-time":"2015-03-29T00:00:00Z","timestamp":1427587200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"FAPERGS","award":["11\/2053-9 (Pronem)"],"award-info":[{"award-number":["11\/2053-9 (Pronem)"]}]},{"name":"CNPq"},{"name":"CAPES"},{"name":"European Community's Seventh Frame-work Programme","award":["248538 - Synaptic"],"award-info":[{"award-number":["248538 - Synaptic"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,3,29]]},"DOI":"10.1145\/2717764.2717785","type":"proceedings-article","created":{"date-parts":[[2015,3,12]],"date-time":"2015-03-12T12:18:15Z","timestamp":1426162695000},"page":"185-192","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A Benchmark Suite to Jointly Consider Logic Synthesis and Physical Design"],"prefix":"10.1145","author":[{"given":"Jody Maick","family":"Matos","sequence":"first","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}]},{"given":"Augusto","family":"Neutzling","sequence":"additional","affiliation":[{"name":"PPGC, UFRGS, Brazil"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}]},{"given":"Andr\u00e9","family":"Reis","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2015,3,29]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proc. of Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Markov Igor L","year":"2008","unstructured":"Jae-sun Seo, Igor L Markov , Dennis Sylvester , and David Blaauw . On the decreasing significance of large standard cells in technology mapping . In Proc. of Int'l Conf. on Computer-Aided Design (ICCAD) , 2008 . Jae-sun Seo, Igor L Markov, Dennis Sylvester, and David Blaauw. On the decreasing significance of large standard cells in technology mapping. In Proc. of Int'l Conf. on Computer-Aided Design (ICCAD), 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.443.0379"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/267665.267725"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288556"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358056"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782563"},{"key":"e_1_3_2_1_7_1","volume-title":"The ISCAS'85 benchmark circuits and netlist format","author":"Bryan David","year":"1985","unstructured":"David Bryan . The ISCAS'85 benchmark circuits and netlist format . North Carolina State University , 1985 . David Bryan. The ISCAS'85 benchmark circuits and netlist format. North Carolina State University, 1985."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"e_1_3_2_1_9_1","volume-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3.0","author":"Yang Saeyang","year":"1991","unstructured":"Saeyang Yang . ACM\/ SIGDA Benchmarks : Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 . Saeyang Yang. ACM\/SIGDA Benchmarks: Logic Synthesis and Optimization Benchmarks User Guide Version 3.0, 1991."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"e_1_3_2_1_11_1","volume-title":"Albrecht. IWLS 2005 Benchmarks. In Int'l Workshop on Logic & Synthesis (IWLS)","author":"Christoph","year":"2005","unstructured":"Christoph Albrecht. IWLS 2005 Benchmarks. In Int'l Workshop on Logic & Synthesis (IWLS) , 2005 . Christoph Albrecht. IWLS 2005 Benchmarks. In Int'l Workshop on Logic & Synthesis (IWLS), 2005."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055182"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123042"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232029"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353663"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353663"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960429"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451959"},{"key":"e_1_3_2_1_21_1","volume-title":"Proc of Intl Symp on Physical Design (ISPD)","author":"Yutsis Vlad","year":"2014","unstructured":"Vlad Yutsis , Ismail S. Bustany , David Chinnery , and Joseph Shinnerl . A benchmark suite for the ISPD-2014 detailed routing-driven placement contest . In Proc of Intl Symp on Physical Design (ISPD) , 2014 . Vlad Yutsis, Ismail S. Bustany, David Chinnery, and Joseph Shinnerl. A benchmark suite for the ISPD-2014 detailed routing-driven placement contest. In Proc of Intl Symp on Physical Design (ISPD), 2014."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"key":"e_1_3_2_1_23_1","unstructured":"Jody Matos Renato Ribas and Andre Reis. Logic-physical-aware benchmark suite. http:\/\/www.inf.ufrgs.br\/logics\/downloads 2015.  Jody Matos Renato Ribas and Andre Reis. Logic-physical-aware benchmark suite. http:\/\/www.inf.ufrgs.br\/logics\/downloads 2015."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37936"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127678"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/126990.126991"},{"key":"e_1_3_2_1_27_1","volume-title":"Proc. of Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Sechen Carl","year":"1987","unstructured":"Carl Sechen . Average interconnection length estimation for random and optimized placements . In Proc. of Int'l Conf. on Computer-Aided Design (ICCAD) , 1987 . Carl Sechen. Average interconnection length estimation for random and optimized placements. In Proc. of Int'l Conf. on Computer-Aided Design (ICCAD), 1987."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76976"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1989.63337"},{"volume-title":"IWLS 2003 Focus Group on Benchmarks Presentation. http:\/\/www.iwls.org\/iwls2003\/benchmarks.ppt.","author":"Reis A.","key":"e_1_3_2_1_30_1","unstructured":"A. Reis , J. Roy , V. Shende , I. Markov , F. Mo , and A. Kuehlmann . IWLS 2003 Focus Group on Benchmarks Presentation. http:\/\/www.iwls.org\/iwls2003\/benchmarks.ppt. A. Reis, J. Roy, V. Shende, I. Markov, F. Mo, and A. Kuehlmann. IWLS 2003 Focus Group on Benchmarks Presentation. http:\/\/www.iwls.org\/iwls2003\/benchmarks.ppt."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825852"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228500"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837422"},{"key":"e_1_3_2_1_34_1","volume-title":"Proc. of Int'l Symp. on Circuits and Systems (ISCAS)","author":"Brglez Franc","year":"1985","unstructured":"Franc Brglez . A neutral netlist of 10 combinational benchmark circuits and a target translation in fortran . In Proc. of Int'l Symp. on Circuits and Systems (ISCAS) , 1985 . Franc Brglez. A neutral netlist of 10 combinational benchmark circuits and a target translation in fortran. In Proc. of Int'l Symp. on Circuits and Systems (ISCAS), 1985."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"e_1_3_2_1_36_1","volume-title":"Proc. of Int'l Workshop on Logic & Ssynthesis (IWLS)","author":"Pistorius Joachim","year":"2007","unstructured":"Joachim Pistorius , Mike Hutton , Alan Mishchenko , and Robert Brayton . Benchmarking method and designs targeting logic synthesis for fpgas . In Proc. of Int'l Workshop on Logic & Ssynthesis (IWLS) , 2007 . Joachim Pistorius, Mike Hutton, Alan Mishchenko, and Robert Brayton. Benchmarking method and designs targeting logic synthesis for fpgas. In Proc. of Int'l Workshop on Logic & Ssynthesis (IWLS), 2007."},{"volume-title":"Synopsys Design Constraints (SDC)","year":"2013","key":"e_1_3_2_1_37_1","unstructured":"Synopsys. Synopsys Design Constraints (SDC) , 2013 . Synopsys. Synopsys Design Constraints (SDC), 2013."},{"key":"e_1_3_2_1_38_1","unstructured":"Berkeley Logic Synthesis and Verification Group. Abc: A system for sequential synthesis and verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/.  Berkeley Logic Synthesis and Verification Group. Abc: A system for sequential synthesis and verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/."},{"key":"e_1_3_2_1_39_1","volume-title":"http:\/\/fmv.jku.at\/aiger\/","author":"Biere A.","year":"2007","unstructured":"A. Biere . AIGER Format . http:\/\/fmv.jku.at\/aiger\/ , 2007 . A. Biere. AIGER Format. http:\/\/fmv.jku.at\/aiger\/, 2007."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"e_1_3_2_1_41_1","unstructured":"Cadence Inc. LEF\/DEF 5.3 to 5.7 exchange format 2009.  Cadence Inc. LEF\/DEF 5.3 to 5.7 exchange format 2009."},{"key":"e_1_3_2_1_42_1","volume-title":"Liberty Specifications and Documentation","author":"Liberty Open Source","year":"2011","unstructured":"Open Source Liberty . Liberty Specifications and Documentation , 2011 . Open Source Liberty. Liberty Specifications and Documentation, 2011."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"e_1_3_2_1_44_1","unstructured":"Nangate Inc. NanGate FreePDK15 Open Cell Library. http:\/\/www.nangate.com\/?page_id=2328.  Nangate Inc. NanGate FreePDK15 Open Cell Library. http:\/\/www.nangate.com\/?page_id=2328."}],"event":{"name":"ISPD'15: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"ISPD'15"},"container-title":["Proceedings of the 2015 Symposium on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2717764.2717785","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2717764.2717785","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T18:55:54Z","timestamp":1750272954000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2717764.2717785"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3,29]]},"references-count":44,"alternative-id":["10.1145\/2717764.2717785","10.1145\/2717764"],"URL":"https:\/\/doi.org\/10.1145\/2717764.2717785","relation":{},"subject":[],"published":{"date-parts":[[2015,3,29]]},"assertion":[{"value":"2015-03-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}