{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:48:50Z","timestamp":1750308530408,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":73,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,3,29]],"date-time":"2015-03-29T00:00:00Z","timestamp":1427587200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,3,29]]},"DOI":"10.1145\/2717764.2723571","type":"proceedings-article","created":{"date-parts":[[2015,3,12]],"date-time":"2015-03-12T12:18:15Z","timestamp":1426162695000},"page":"133-140","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Beyond GORDIAN and Kraftwerk"],"prefix":"10.1145","author":[{"given":"Ulf","family":"Schlichtmann","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t M\u00fcnchen, M\u00fcnchen, Germany"}]}],"member":"320","published-online":{"date-parts":[[2015,3,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1978.1084450"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1980.1084889"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1982.1085115"},{"key":"e_1_3_2_1_4_1","first-page":"163","article-title":"Advanced Yield Optimization Techniques","volume":"8","author":"Antreich K. J.","year":"1994","unstructured":"K. J. Antreich , H. Graeb , and R. K. Koblitz , \" Advanced Yield Optimization Techniques ,\" Advances in CAD for VLSI , vol. 8 , pp. 163 -- 195 , 1994 . K. J. Antreich, H. Graeb, and R. K. Koblitz, \"Advanced Yield Optimization Techniques,\" Advances in CAD for VLSI, vol. 8, pp. 163--195, 1994.","journal-title":"Advances in CAD for VLSI"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1984.1085475"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.251150"},{"key":"e_1_3_2_1_7_1","first-page":"166","volume-title":"Circuit optimization driven by worst-case distances,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Antreich K.","year":"1991","unstructured":"K. Antreich and H. Graeb , \" Circuit optimization driven by worst-case distances,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) , pp. 166 -- 169 , 1991 . K. Antreich and H. Graeb, \"Circuit optimization driven by worst-case distances,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 166--169, 1991."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.273749"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270181"},{"key":"e_1_3_2_1_10_1","first-page":"511","article-title":"WiCkeD: Analog Circuit Synthesis Incorporating Mismatch","author":"Antreich K.","year":"2000","unstructured":"K. Antreich , J. Eckmueller , H. Graeb , M. Pronath , F. Schenkel , R. Schwencker , and S. Zizala , \" WiCkeD: Analog Circuit Synthesis Incorporating Mismatch ,\" in IEEE Custom Integrated Circuits Conference (CICC) , pp. 511 -- 514 , May 2000 . K. Antreich, J. Eckmueller, H. Graeb, M. Pronath, F. Schenkel, R. Schwencker, and S. Zizala, \"WiCkeD: Analog Circuit Synthesis Incorporating Mismatch,\" in IEEE Custom Integrated Circuits Conference (CICC), pp. 511--514, May 2000.","journal-title":"IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"e_1_3_2_1_11_1","first-page":"343","volume-title":"The Sizing Rules Method for Analog Integrated Circuit Design,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Graeb H.","year":"2001","unstructured":"H. Graeb , S. Zizala , J. Eckmueller , and K. Antreich , \" The Sizing Rules Method for Analog Integrated Circuit Design,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) , pp. 343 -- 349 , 2001 . H. Graeb, S. Zizala, J. Eckmueller, and K. Antreich, \"The Sizing Rules Method for Analog Integrated Circuit Design,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 343--349, 2001."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.489099"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"e_1_3_2_1_15_1","first-page":"1016","volume-title":"SOCRATES: A Highly Efficient Automatic Test Pattern Generation System,\" in IEEE International Test Conference (ITC)","author":"Schulz M. H.","year":"1987","unstructured":"M. H. Schulz , E. Trischler , and T. M. Sarfert , \" SOCRATES: A Highly Efficient Automatic Test Pattern Generation System,\" in IEEE International Test Conference (ITC) , pp. 1016 -- 1026 , Sept. 1987 . M. H. Schulz, E. Trischler, and T. M. Sarfert, \"SOCRATES: A Highly Efficient Automatic Test Pattern Generation System,\" in IEEE International Test Conference (ITC), pp. 1016--1026, Sept. 1987."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.31539"},{"key":"e_1_3_2_1_18_1","volume-title":"Apr.","author":"Schulz M. H.","year":"1989","unstructured":"M. H. Schulz and E. Auth , \" ESSENTIAL: An Efficient Self-Learning Test Pattern Generation Algorithm for Sequential Circuits,\" 12th Annual IEEE Workshop on Design for Testability , Apr. 1989 . M. H. Schulz and E. Auth, \"ESSENTIAL: An Efficient Self-Learning Test Pattern Generation Algorithm for Sequential Circuits,\" 12th Annual IEEE Workshop on Design for Testability, Apr. 1989."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.88928"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/224270.224320"},{"key":"e_1_3_2_1_21_1","first-page":"304","volume-title":"A Single-Path-Oriented Fault-Effect Propagation in Digital Circuits Considering Multiple-Path Sensitization,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Henftling M.","year":"1995","unstructured":"M. Henftling , H. C. Wittmann , and K. J. Antreich , \" A Single-Path-Oriented Fault-Effect Propagation in Digital Circuits Considering Multiple-Path Sensitization,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) , pp. 304 -- 309 , Nov. 1995 . M. Henftling, H. C. Wittmann, and K. J. Antreich, \"A Single-Path-Oriented Fault-Effect Propagation in Digital Circuits Considering Multiple-Path Sensitization,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 304--309, Nov. 1995."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/158459.158470"},{"key":"e_1_3_2_1_23_1","volume-title":"Reducing Rollback Overhead in Time-Warp Based Distributed Simulation with Optimized Incremental State Saving,\" in SCS\/IEEE Annual Simulation Symp. (ASS)","author":"Bauer H.","year":"1993","unstructured":"H. Bauer and C. Sporrer , \" Reducing Rollback Overhead in Time-Warp Based Distributed Simulation with Optimized Incremental State Saving,\" in SCS\/IEEE Annual Simulation Symp. (ASS) , 1993 . H. Bauer and C. Sporrer, \"Reducing Rollback Overhead in Time-Warp Based Distributed Simulation with Optimized Incremental State Saving,\" in SCS\/IEEE Annual Simulation Symp. (ASS), 1993."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/214282.214337"},{"key":"e_1_3_2_1_25_1","first-page":"83","volume-title":"Proceedings of the IFIP Workshop on Logic and Architecture Synthesis","author":"Schlichtmann U.","year":"1993","unstructured":"U. Schlichtmann , \"Boolean Matching and Disjoint Decomposition for FPGA Technology Mapping ,\" in Proceedings of the IFIP Workshop on Logic and Architecture Synthesis , pp. 83 -- 102 , Nov. 1993 . U. Schlichtmann, \"Boolean Matching and Disjoint Decomposition for FPGA Technology Mapping,\" in Proceedings of the IFIP Workshop on Logic and Architecture Synthesis, pp. 83--102, Nov. 1993."},{"key":"e_1_3_2_1_26_1","first-page":"374","volume-title":"Characterization of Boolean Functions for Rapid Matching in EPGA Technology Mapping,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Schlichtmann U.","year":"1992","unstructured":"U. Schlichtmann , F. Brglez , and M. Hermann , \" Characterization of Boolean Functions for Rapid Matching in EPGA Technology Mapping,\" in ACM\/IEEE Design Automation Conference (DAC) , pp. 374 -- 379 , June 1992 . U. Schlichtmann, F. Brglez, and M. Hermann, \"Characterization of Boolean Functions for Rapid Matching in EPGA Technology Mapping,\" in ACM\/IEEE Design Automation Conference (DAC), pp. 374--379, June 1992."},{"key":"e_1_3_2_1_27_1","first-page":"3b","volume-title":"Efficient Boolean Matching Based on Unique Variable Ordering,\" in International Workshop on Logic Synthesis (IWLS)","author":"Schlichtmann U.","year":"1993","unstructured":"U. Schlichtmann , F. Brglez , and P. Schneider , \" Efficient Boolean Matching Based on Unique Variable Ordering,\" in International Workshop on Logic Synthesis (IWLS) , pp. 3b -- 31 --3b--13, May 1993 . U. Schlichtmann, F. Brglez, and P. Schneider, \"Efficient Boolean Matching Based on Unique Variable Ordering,\" in International Workshop on Logic Synthesis (IWLS), pp. 3b--1--3b--13, May 1993."},{"key":"e_1_3_2_1_28_1","first-page":"300","volume-title":"Fast Technology Mapping for Multiplexor-based Architectures with Area\/Delay Tradeoff,\" in European Conference on Design Automation (EDAC)","author":"Hermann M.","year":"1993","unstructured":"M. Hermann , U. Schlichtmann , and K. J. Antreich , \" Fast Technology Mapping for Multiplexor-based Architectures with Area\/Delay Tradeoff,\" in European Conference on Design Automation (EDAC) , pp. 300 -- 304 , Feb. 1993 . M. Hermann, U. Schlichtmann, and K. J. Antreich, \"Fast Technology Mapping for Multiplexor-based Architectures with Area\/Delay Tradeoff,\" in European Conference on Design Automation (EDAC), pp. 300--304, Feb. 1993."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123222"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217506"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/315773.315783"},{"key":"e_1_3_2_1_33_1","first-page":"412","volume-title":"An Implicit Algorithm For Support Minimization During Functional Decomposition,\" in European Design and Test Conference (EDTC)","author":"Legl C.","year":"1996","unstructured":"C. Legl , B. Wurth , and K. Eckl , \" An Implicit Algorithm For Support Minimization During Functional Decomposition,\" in European Design and Test Conference (EDTC) , pp. 412 -- 417 , Mar. 1996 . C. Legl, B. Wurth, and K. Eckl, \"An Implicit Algorithm For Support Minimization During Functional Decomposition,\" in European Design and Test Conference (EDTC), pp. 412--417, Mar. 1996."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240657"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.485785"},{"key":"e_1_3_2_1_36_1","first-page":"123","volume-title":"Decomposition of Boolean Function for Low Power Based on a New Power Estimation Technique,\" in ACM\/IEEE International Workshop on Low Power Design","author":"Schneider P. H.","year":"1994","unstructured":"P. H. Schneider and U. Schlichtmann , \" Decomposition of Boolean Function for Low Power Based on a New Power Estimation Technique,\" in ACM\/IEEE International Workshop on Low Power Design , pp. 123 -- 128 , Apr. 1994 . P. H. Schneider and U. Schlichtmann, \"Decomposition of Boolean Function for Low Power Based on a New Power Estimation Technique,\" in ACM\/IEEE International Workshop on Low Power Design, pp. 123 -- 128, Apr. 1994."},{"key":"e_1_3_2_1_37_1","first-page":"112","article-title":"A New Power Estimation Technique with Application to Decomposition of Boolean Functions for Low Power","author":"Schneider P. H.","year":"1994","unstructured":"P. H. Schneider , U. Schlichtmann , and K. J. Antreich , \" A New Power Estimation Technique with Application to Decomposition of Boolean Functions for Low Power ,\" in European Design Automation Conference with EURO-VHDL , pp. 112 -- 117 , Sept. 1994 . P. H. Schneider, U. Schlichtmann, and K. J. Antreich, \"A New Power Estimation Technique with Application to Decomposition of Boolean Functions for Low Power,\" in European Design Automation Conference with EURO-VHDL, pp. 112--117, Sept. 1994.","journal-title":"European Design Automation Conference with EURO-VHDL"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309920"},{"key":"e_1_3_2_1_39_1","volume-title":"Automation and Test in Europe (DATE)","author":"Seidl U.","year":"2003","unstructured":"U. Seidl , K. Eckl , and F. Johannes , \" Performance-directed Retiming for FPGAs using Post-placement Delay Information,\" in Design , Automation and Test in Europe (DATE) , 2003 . U. Seidl, K. Eckl, and F. Johannes, \"Performance-directed Retiming for FPGAs using Post-placement Delay Information,\" in Design, Automation and Test in Europe (DATE), 2003."},{"key":"e_1_3_2_1_40_1","volume-title":"Automation and Test in Europe (DATE)","author":"Li B.","year":"2009","unstructured":"B. Li , N. Chen , M. Schmidt , W. Schneider , and U. Schlichtmann , \" On Hierarchical Statistical Static Timing Analysis,\" in Design , Automation and Test in Europe (DATE) , Apr. 2009 . B. Li, N. Chen, M. Schmidt, W. Schneider, and U. Schlichtmann, \"On Hierarchical Statistical Static Timing Analysis,\" in Design, Automation and Test in Europe (DATE), Apr. 2009."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.12.029"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/252471.252539"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"key":"e_1_3_2_1_44_1","first-page":"306","volume-title":"Deterministic Analog Circuit Placement using Hierarchically Bounded Enumeration and Enhanced Shape Functions,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Strasser M.","year":"2008","unstructured":"M. Strasser , M. Eick , H. Graeb , U. Schlichtmann , and F. M. Johannes , \" Deterministic Analog Circuit Placement using Hierarchically Bounded Enumeration and Enhanced Shape Functions,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) , pp. 306 -- 313 , Nov. 2008 . M. Strasser, M. Eick, H. Graeb, U. Schlichtmann, and F. M. Johannes, \"Deterministic Analog Circuit Placement using Hierarchically Bounded Enumeration and Enhanced Shape Functions,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 306--313, Nov. 2008."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309928"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"e_1_3_2_1_47_1","first-page":"484","volume-title":"ICCAD","author":"Nakatake S.","year":"1996","unstructured":"S. Nakatake , K. Fujiyoshi , H. Murata , and Y. Kajitani , \" Module placement on bsg-structure and ic layout applications,\" in IEEE\/ACM International Conference on Computer-aided Design , ICCAD , pp. 484 -- 491 , 1996 . S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, \"Module placement on bsg-structure and ic layout applications,\" in IEEE\/ACM International Conference on Computer-aided Design, ICCAD, pp. 484--491, 1996."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337545"},{"key":"e_1_3_2_1_49_1","volume-title":"Nov.","author":"Hong X.","year":"2000","unstructured":"X. Hong , G. Huang , Y. Cai , J. Gu , S. Dong , C.-K. Cheng , and J. Gu , \" Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) , Nov. 2000 . X. Hong, G. Huang, Y. Cai, J. Gu, S. Dong, C.-K. Cheng, and J. Gu, \"Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2000."},{"key":"e_1_3_2_1_50_1","volume-title":"Nov.","author":"Ma Q.","year":"2007","unstructured":"Q. Ma , E. F. Y. Yong , and K. P. Pun , \" Analog Placement with Common Centroid Constraints,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) , Nov. 2007 . Q. Ma, E. F. Y. Yong, and K. P. Pun, \"Analog Placement with Common Centroid Constraints,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2007."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.828114"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822132"},{"key":"e_1_3_2_1_54_1","volume-title":"Circuits and Systems (ICECS)","author":"Nassaj A.","year":"2008","unstructured":"A. Nassaj , J. Lienig , and G. Jerke , \" A Constraint-driven Methodology for Placement of Analog and Mixed-signal Integrated Circuits,\" in IEEE International Conference on Electronics , Circuits and Systems (ICECS) , 2008 . A. Nassaj, J. Lienig, and G. Jerke, \"A Constraint-driven Methodology for Placement of Analog and Mixed-signal Integrated Circuits,\" in IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.851988"},{"key":"e_1_3_2_1_56_1","first-page":"71","volume-title":"Conf. on ASIC (ASICON)","author":"Krishnamoorthy K.","year":"2003","unstructured":"K. Krishnamoorthy , S. C. Maruvada , and F. Balasa , \" Fast Evaluation of Symmetric-Feasible Sequence-Pairs for Analog Topological Placement,\" in 5th IEEE Int . Conf. on ASIC (ASICON) , pp. 71 -- 74 , 2003 . K. Krishnamoorthy, S. C. Maruvada, and F. Balasa, \"Fast Evaluation of Symmetric-Feasible Sequence-Pairs for Analog Topological Placement,\" in 5th IEEE Int. Conf. on ASIC (ASICON), pp. 71--74, 2003."},{"key":"e_1_3_2_1_57_1","first-page":"2032","volume-title":"Topological Placement with Multiple Symmetry Groups of Devices for Analog Layout Design,\" in IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Krishnamoorthy K.","year":"2007","unstructured":"K. Krishnamoorthy , S. C. Maruvada , and F. Balasa , \" Topological Placement with Multiple Symmetry Groups of Devices for Analog Layout Design,\" in IEEE International Symposium on Circuits and Systems (ISCAS) , pp. 2032 -- 2035 , May 2007 . K. Krishnamoorthy, S. C. Maruvada, and F. Balasa, \"Topological Placement with Multiple Symmetry Groups of Devices for Analog Layout Design,\" in IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2032--2035, May 2007."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278601"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233571"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403412"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735039"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097172"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030352"},{"key":"e_1_3_2_1_65_1","first-page":"1","volume-title":"Autom., and Test Europe Conf.","author":"Tsai T.-Y.","year":"2011","unstructured":"T.-Y. Tsai , R.-J. Lee , C.-Y. Chin , C.-Y. Kuan , H.-M. Chen , and Y. Kajitani , \" On Routing Fixed Escaped Boundary Pins for High Speed Boards,\" in Design , Autom., and Test Europe Conf. , pp. 1 -- 6 , 2011 . T.-Y. Tsai, R.-J. Lee, C.-Y. Chin, C.-Y. Kuan, H.-M. Chen, and Y. Kajitani, \"On Routing Fixed Escaped Boundary Pins for High Speed Boards,\" in Design, Autom., and Test Europe Conf., pp. 1--6, 2011."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/96.475270"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/22.868994"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483123"},{"key":"e_1_3_2_1_69_1","first-page":"713","volume-title":"Int. Conf. Comput.-Aided Des.","author":"Tseng T.-M.","year":"2013","unstructured":"T.-M. Tseng , B. Li , T.-Y. Ho , and U. Schlichtmann , \" Post-route Alleviation of Dense Meander Segments in High-performance Printed Circuit Boards,\" in Proc . Int. Conf. Comput.-Aided Des. , pp. 713 -- 720 , 2013 . T.-M. Tseng, B. Li, T.-Y. Ho, and U. Schlichtmann, \"Post-route Alleviation of Dense Meander Segments in High-performance Printed Circuit Boards,\" in Proc. Int. Conf. Comput.-Aided Des., pp. 713--720, 2013."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.29"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2317575"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629983"},{"key":"e_1_3_2_1_73_1","first-page":"138","volume-title":"2013 IEEE\/ACM International Conference on","author":"Boos A.","year":"2013","unstructured":"A. Boos , L. Ramini , U. Schlichtmann , and D. Bertozzi , \" PROTON: An Automatic Place-and-Route Tool for Optical Networks-on-Chip,\" in Computer-Aided Design (ICCAD) , 2013 IEEE\/ACM International Conference on , pp. 138 -- 145 , Nov 2013 . A. Boos, L. Ramini, U. Schlichtmann, and D. Bertozzi, \"PROTON: An Automatic Place-and-Route Tool for Optical Networks-on-Chip,\" in Computer-Aided Design (ICCAD), 2013 IEEE\/ACM International Conference on, pp. 138--145, Nov 2013."}],"event":{"name":"ISPD'15: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"ISPD'15"},"container-title":["Proceedings of the 2015 Symposium on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2717764.2723571","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2717764.2723571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T18:55:54Z","timestamp":1750272954000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2717764.2723571"}},"subtitle":["EDA Research at TUM"],"short-title":[],"issued":{"date-parts":[[2015,3,29]]},"references-count":73,"alternative-id":["10.1145\/2717764.2723571","10.1145\/2717764"],"URL":"https:\/\/doi.org\/10.1145\/2717764.2723571","relation":{},"subject":[],"published":{"date-parts":[[2015,3,29]]},"assertion":[{"value":"2015-03-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}