{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:16:36Z","timestamp":1750306596698,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,2,8]],"date-time":"2015-02-08T00:00:00Z","timestamp":1423353600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["291125"],"award-info":[{"award-number":["291125"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["611016"],"award-info":[{"award-number":["611016"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,2,8]]},"DOI":"10.1145\/2723772.2723773","type":"proceedings-article","created":{"date-parts":[[2015,2,23]],"date-time":"2015-02-23T16:02:15Z","timestamp":1424707335000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Runtime Support for Multiple Offload-Based Programming Models on Embedded Manycore Accelerators"],"prefix":"10.1145","author":[{"given":"Alessandro","family":"Capotondi","sequence":"first","affiliation":[{"name":"University of Bologna"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Germain","family":"Haugou","sequence":"additional","affiliation":[{"name":"STMicroelectronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[{"name":"University of Bologna - ETH Zurich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna - ETH Zurich"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,2,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2287076.2287090"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000151"},{"key":"e_1_3_2_1_3_1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1007\/978-3-642-37658-0_7","volume-title":"Languages and Compilers for Parallel Computing","author":"Elangovan V. K.","year":"2013","unstructured":"V. K. Elangovan , R. Badia , and E. A. Parra . Ompss-opencl programming model for heterogeneous systems . In H. Kasahara and K. Kimura, editors, Languages and Compilers for Parallel Computing , volume 7760 of Lecture Notes in Computer Science , pages 96 -- 111 . Springer Berlin Heidelberg , 2013 . ISBN 978-3-642-37657-3. URL http:\/\/dx.doi.org\/10.1007\/978-3-642-37658-0_7. 10.1007\/978-3-642-37658-0_7 V. K. Elangovan, R. Badia, and E. A. Parra. Ompss-opencl programming model for heterogeneous systems. In H. Kasahara and K. Kimura, editors, Languages and Compilers for Parallel Computing, volume 7760 of Lecture Notes in Computer Science, pages 96--111. Springer Berlin Heidelberg, 2013. ISBN 978-3-642-37657-3. URL http:\/\/dx.doi.org\/10.1007\/978-3-642-37658-0_7."},{"key":"e_1_3_2_1_4_1","volume-title":"Hot Chips","volume":"24","author":"George C.","year":"2012","unstructured":"C. George . Knights corner, intels first many integrated core (mic) architecture product . In Hot Chips , volume 24 , 2012 . C. George. Knights corner, intels first many integrated core (mic) architecture product. In Hot Chips, volume 24, 2012."},{"key":"e_1_3_2_1_5_1","volume-title":"Opencl design and programming guide for the intel xeon phi coprocessor","author":"Intel Inc.","year":"2013","unstructured":"Intel Inc. Opencl design and programming guide for the intel xeon phi coprocessor , 2013 . URL https:\/\/software.intel.com\/en-us\/articles\/opencl-design-and-programming-guide-for-the-intel-xeon-phi-coprocessor. Intel Inc. Opencl design and programming guide for the intel xeon phi coprocessor, 2013. URL https:\/\/software.intel.com\/en-us\/articles\/opencl-design-and-programming-guide-for-the-intel-xeon-phi-coprocessor."},{"key":"e_1_3_2_1_6_1","volume-title":"Kalray mppa manycore","author":"A.","year":"2014","unstructured":"Kalray S. A. Kalray mppa manycore , 2014 . URL http:\/\/www.kalray.eu\/IMG\/pdf\/FLYER_MPPA_MANYCORE-4.pdf. Kalray S.A. Kalray mppa manycore, 2014. URL http:\/\/www.kalray.eu\/IMG\/pdf\/FLYER_MPPA_MANYCORE-4.pdf."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.36"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40698-0_7"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346318"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2489068.2489069"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451160"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806639"},{"key":"e_1_3_2_1_14_1","volume-title":"Rose compiler infrastructure","author":"Quinlan D.","year":"2013","unstructured":"D. Quinlan , C. Liao , J. Too , R. Matzke , and M. Schordan . Rose compiler infrastructure , 2013 . D. Quinlan, C. Liao, J. Too, R. Matzke, and M. Schordan. Rose compiler infrastructure, 2013."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1996130.1996160"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503272"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40698-0_9"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2159430.2159440"},{"key":"e_1_3_2_1_19_1","unstructured":"Texas Instruments. Arm keystone ii system-on-chip data manual.  Texas Instruments. Arm keystone ii system-on-chip data manual."},{"key":"e_1_3_2_1_20_1","unstructured":"University of Edinburgh. Epcc openmp microbenchmarks v3.0. URL http:\/\/www2.epcc.ed.ac.uk\/computing\/research_activities\/openmpbench\/openmp_index.html.  University of Edinburgh. Epcc openmp microbenchmarks v3.0. URL http:\/\/www2.epcc.ed.ac.uk\/computing\/research_activities\/openmpbench\/openmp_index.html."}],"event":{"name":"COSMIC '15: International Workshop on Code Optimisation for Multi and Many Cores","acronym":"COSMIC '15","location":"San Francisco Bay Area CA USA"},"container-title":["Proceedings of the 2015 International Workshop on Code Optimisation for Multi and Many Cores"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2723772.2723773","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2723772.2723773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:16:42Z","timestamp":1750227402000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2723772.2723773"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,8]]},"references-count":20,"alternative-id":["10.1145\/2723772.2723773","10.1145\/2723772"],"URL":"https:\/\/doi.org\/10.1145\/2723772.2723773","relation":{},"subject":[],"published":{"date-parts":[[2015,2,8]]},"assertion":[{"value":"2015-02-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}