{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:33:32Z","timestamp":1774802012469,"version":"3.50.1"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2015,4,21]],"date-time":"2015-04-21T00:00:00Z","timestamp":1429574400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Nano-Tera.ch with Swiss Confederation financing"},{"name":"FP7 ERC Advance project MULTITHERMAN"},{"name":"YINS RTD project"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2015,5,21]]},"abstract":"<jats:p>\n            Today and future many-core systems are facing the\n            <jats:italic>utilization wall<\/jats:italic>\n            and\n            <jats:italic>dark silicon<\/jats:italic>\n            problems, for which not all the processing engines can be powered at the same time as this will lead to a power consumption higher than the Total Design Power (TDP) budget. Recently, computational sprinting approaches addressed the problem by exploiting the intrinsic thermal capacitance of the chip and the properties of common applications, which require intense, but temporary, use of resources. The thermal capacitance, possibly augmented with phase change materials, enables the temporary activation of all the resources simultaneously, although they largely exceed the steady-state thermal design power. In this article, we present an innovative and low-overhead hierarchical model-predictive controller for managing thermally safe sprinting with predictable resprinting rate, which ensures the correct execution of mixed-criticality tasks. Well-targeted simulations, also based on real workload benchmarks, show the applicability and the effectiveness of our solution.\n          <\/jats:p>","DOI":"10.1145\/2724715","type":"journal-article","created":{"date-parts":[[2015,4,22]],"date-time":"2015-04-22T13:57:35Z","timestamp":1429711055000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Guaranteed Computational Resprinting via Model-Predictive Control"],"prefix":"10.1145","volume":"14","author":[{"given":"Andrea","family":"Tilli","sequence":"first","affiliation":[{"name":"DEI, University of Bologna, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Bartolini","sequence":"additional","affiliation":[{"name":"DEI, University of Bologna, Italy; IIS, ETH Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Cacciari","sequence":"additional","affiliation":[{"name":"DEI, University of Bologna, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"DEI, University of Bologna, Italy; IIS, ETH Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,4,21]]},"reference":[{"key":"e_1_2_2_1_1","unstructured":"Active Power Inc. 2007. Data center thermal runaway. A review of cooling challenges in high density mission critical environments. White Paper. (2007).  Active Power Inc. 2007. Data center thermal runaway. A review of cooling challenges in high density mission critical environments. White Paper. (2007)."},{"key":"e_1_2_2_2_1","unstructured":"Apple. 2011. iOnRoad. Retrieved from http:\/\/www.ionroad.com\/.  Apple. 2011. iOnRoad. Retrieved from http:\/\/www.ionroad.com\/."},{"key":"e_1_2_2_3_1","unstructured":"Apple. 2013. iMovie. Retrieved from http:\/\/www.apple.com\/apps\/imovie\/.  Apple. 2013. iMovie. Retrieved from http:\/\/www.apple.com\/apps\/imovie\/."},{"key":"e_1_2_2_5_1","volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201911)","author":"Bartolini A.","unstructured":"A. Bartolini , M. Cacciari , A. Tilli , and L. Benini . 2011. A distributed and self-calibrating model-predictive controller for energy and thermal management of high-performance multicores . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201911) . 1--6. A. Bartolini, M. Cacciari, A. Tilli, and L. Benini. 2011. A distributed and self-calibrating model-predictive controller for energy and thermal management of high-performance multicores. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201911). 1--6."},{"key":"e_1_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.117"},{"key":"e_1_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785553"},{"key":"e_1_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2514641.2514644"},{"key":"e_1_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.293"},{"key":"e_1_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2066530"},{"key":"e_1_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810108"},{"key":"e_1_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.32"},{"key":"e_1_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"e_1_2_2_14_1","doi-asserted-by":"crossref","unstructured":"E. F. Camacho and C. Bordons. 1999. Model Predictive Control. Springer-Verlag Berlin.   E. F. Camacho and C. Bordons. 1999. Model Predictive Control. Springer-Verlag Berlin.","DOI":"10.1007\/978-1-4471-3398-8"},{"key":"e_1_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837479"},{"key":"e_1_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435227.2435233"},{"key":"e_1_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114206"},{"key":"e_1_2_2_18_1","unstructured":"Climator. 1979. Homepage. Retrieved from http:\/\/wwww.climator.com.  Climator. 1979. Homepage. Retrieved from http:\/\/wwww.climator.com."},{"key":"e_1_2_2_19_1","unstructured":"E. Cota P. Mantovani M. Petracca M. Casu and L. Carloni. 2012. Accelerator memory reuse in the dark silicon era. IEEE Computer Architecture Letters 99 RapidPosts (2012) 1.  E. Cota P. Mantovani M. Petracca M. Casu and L. Carloni. 2012. Accelerator memory reuse in the dark silicon era. IEEE Computer Architecture Letters 99 RapidPosts (2012) 1."},{"key":"e_1_2_2_20_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201913)","author":"Diversi R.","unstructured":"R. Diversi , A. Bartolini , A. Tilli , F. Beneventi , and L. Benini . 2013. SCC thermal model identification via advanced bias-compensated least-squares . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201913) . R. Diversi, A. Bartolini, A. Tilli, F. Beneventi, and L. Benini. 2013. SCC thermal model identification via advanced bias-compensated least-squares. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201913)."},{"key":"e_1_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000108"},{"key":"e_1_2_2_22_1","unstructured":"G. F. Franklin M. L. Workman and D. Powell. 1997. Digital Control of Dynamic Systems. Ellis-Kagle Press.   G. F. Franklin M. L. Workman and D. Powell. 1997. Digital Control of Dynamic Systems. Ellis-Kagle Press."},{"key":"e_1_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.18"},{"key":"e_1_2_2_24_1","unstructured":"P. Greenhalgh. 2011. Big. LITTLE processing with arm cortex-a15 and cortex-a7. ARM White Paper.  P. Greenhalgh. 2011. Big. LITTLE processing with arm cortex-a15 and cortex-a7. ARM White Paper."},{"key":"e_1_2_2_25_1","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference. 13--19","author":"Gyselinckx B.","unstructured":"B. Gyselinckx , C. Van Hoof , J. Ryckaert , R. F. Yazicioglu , P. Fiorini , and V. Leonov . 2005. Human&plus;&plus;: Autonomous wireless sensors for body area networks . In Proceedings of the IEEE Custom Integrated Circuits Conference. 13--19 . B. Gyselinckx, C. Van Hoof, J. Ryckaert, R. F. Yazicioglu, P. Fiorini, and V. Leonov. 2005. Human&plus;&plus;: Autonomous wireless sensors for body area networks. In Proceedings of the IEEE Custom Integrated Circuits Conference. 13--19."},{"key":"e_1_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2001269.2001291"},{"key":"e_1_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"e_1_2_2_28_1","doi-asserted-by":"crossref","unstructured":"B. Kang and G. Ceder. 2009. Battery materials for ultrafast charging and discharging. Nature 458 (March 2009) 190--193.  B. Kang and G. Ceder. 2009. Battery materials for ultrafast charging and discharging. Nature 458 (March 2009) 190--193.","DOI":"10.1038\/nature07853"},{"key":"e_1_2_2_29_1","volume-title":"Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA\u201908)","author":"Kim W.","unstructured":"W. Kim , M. S. Gupta , G. Y. Wei , and D. Brooks . 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators . In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA\u201908) . 123--134. W. Kim, M. S. Gupta, G. Y. Wei, and D. Brooks. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA\u201908). 123--134."},{"key":"e_1_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2362336.2362350"},{"key":"e_1_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.applthermaleng.2007.11.025"},{"key":"e_1_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1106"},{"key":"e_1_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.199"},{"key":"e_1_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011229"},{"key":"e_1_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054972.1055101"},{"key":"e_1_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2490301.2451135"},{"key":"e_1_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.51"},{"key":"e_1_2_2_38_1","volume-title":"Proceedings of the 17th Annual Workshop on Thermal Investigations of ICs and Systems (THERMINIC\u201911)","author":"Sadri M.","unstructured":"M. Sadri , A. Bartolini , and L. Benini . 2011. Single-chip cloud computer thermal model . In Proceedings of the 17th Annual Workshop on Thermal Investigations of ICs and Systems (THERMINIC\u201911) . 1--6. M. Sadri, A. Bartolini, and L. Benini. 2011. Single-chip cloud computer thermal model. In Proceedings of the 17th Annual Workshop on Thermal Investigations of ICs and Systems (THERMINIC\u201911). 1--6."},{"key":"e_1_2_2_39_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201907)","author":"Sakran N.","year":"2007","unstructured":"N. Sakran , M. Yuffe , M. Mehalel , J. Doweck , E. Knoll , and A. Kovacs . 2007. The implementation of the 65nm dual-core 64b merom processor . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201907) . Digest of Technical Papers. 106--590. DOI:http:\/\/dx.doi.org\/10.1109\/ISSCC. 2007 .373610 10.1109\/ISSCC.2007.373610 N. Sakran, M. Yuffe, M. Mehalel, J. Doweck, E. Knoll, and A. Kovacs. 2007. The implementation of the 65nm dual-core 64b merom processor. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201907). Digest of Technical Papers. 106--590. DOI:http:\/\/dx.doi.org\/10.1109\/ISSCC.2007.373610"},{"key":"e_1_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2158343"},{"key":"e_1_2_2_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2007.4378458"},{"key":"e_1_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1577129.1577137"},{"key":"e_1_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"e_1_2_2_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435227.2435244"},{"key":"e_1_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380504"},{"key":"e_1_2_2_46_1","first-page":"1","article-title":"A modular approach to dynamic modelling of heat exchangers in vapor compression cycles","volume":"18","author":"Tilli A.","year":"2011","unstructured":"A. Tilli and R. Diversi . 2011 . A modular approach to dynamic modelling of heat exchangers in vapor compression cycles . Proc. IFAC 18 , 1 (Sept. 2011). A. Tilli and R. Diversi. 2011. A modular approach to dynamic modelling of heat exchangers in vapor compression cycles. Proc. IFAC 18, 1 (Sept. 2011).","journal-title":"Proc. IFAC"},{"key":"e_1_2_2_47_1","volume-title":"Proceedings of the American Control Conference (ACC\u201912)","author":"Tilli A.","unstructured":"A. Tilli , E. Garone , M. Cacciari , and A. Bartolini . 2012b. Thermal models characterization for reliable temperature capping and performance optimization in Multiprocessor Systems on Chip . In Proceedings of the American Control Conference (ACC\u201912) . 4721--4726. A. Tilli, E. Garone, M. Cacciari, and A. Bartolini. 2012b. Thermal models characterization for reliable temperature capping and performance optimization in Multiprocessor Systems on Chip. In Proceedings of the American Control Conference (ACC\u201912). 4721--4726."},{"key":"e_1_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.101"},{"key":"e_1_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1002\/nme.1620300419"},{"key":"e_1_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1037947.1024423"},{"key":"e_1_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2007.11.019"},{"key":"e_1_2_2_52_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201911)","author":"Zanini F.","unstructured":"F. Zanini , D. Atienza , L. Benini , and G. De Micheli . 2011. Thermal-aware system-level modeling and management for multi-processor systems-on-chip . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201911) . 2481--2484. F. Zanini, D. Atienza, L. Benini, and G. De Micheli. 2011. Thermal-aware system-level modeling and management for multi-processor systems-on-chip. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201911). 2481--2484."},{"key":"e_1_2_2_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837418"},{"key":"e_1_2_2_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488835"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2724715","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2724715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:12Z","timestamp":1750227132000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2724715"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4,21]]},"references-count":53,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2015,5,21]]}},"alternative-id":["10.1145\/2724715"],"URL":"https:\/\/doi.org\/10.1145\/2724715","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4,21]]},"assertion":[{"value":"2013-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-04-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}