{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:11:38Z","timestamp":1759133498280,"version":"3.41.0"},"reference-count":33,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2015,5,11]],"date-time":"2015-05-11T00:00:00Z","timestamp":1431302400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Industry-Academy joint research program between Samsung Electronics and Yonsei University"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2015,7,8]]},"abstract":"<jats:p>Current high-performance computer systems utilize a memory hierarchy of on-chip cache, main memory, and secondary storage due to differences in device characteristics. Limiting the amount of main memory causes page swap operations and duplicates data between the main memory and the storage device. The characteristics of next-generation memory, such as nonvolatility, byte addressability, and scaling to greater capacity, can be used to solve these problems. Simple replacement of secondary storage with new forms of nonvolatile memory in a traditional memory hierarchy still causes typical problems, such as memory bottleneck, page swaps, and write overhead. Thus, we suggest a single architecture that merges the main memory and secondary storage into a system called a Memory-Disk Integrated System (MDIS). The MDIS architecture is composed of a virtually decoupled NVRAM and a nonvolatile memory performance optimizer combining hardware and software to support this system. The virtually decoupled NVRAM module can support conventional main memory and disk storage operations logically without data duplication and can reduce write operations to the NVRAM. To increase the lifetime and optimize the performance of this NVRAM, another hardware module called a Nonvolatile Performance Optimizer (NVPO) is used that is composed of four small buffers. The NVPO exploits spatial and temporal characteristics of static\/dynamic data based on program execution characteristics. Enhanced virtual memory management and address translation modules in the operating system can support these hardware components to achieve a seamless memory-storage environment. Our experimental results show that the proposed architecture can improve execution time by about 89% over a conventional DRAM main memory\/HDD storage system, and 77% over a state-of-the-art PRAM main memory\/HDD disk system with DRAM buffer. Also, the lifetime of the virtually decoupled NVRAM is estimated to be 40% longer than that of a traditional hierarchy based on the same device technology.<\/jats:p>","DOI":"10.1145\/2738053","type":"journal-article","created":{"date-parts":[[2015,5,11]],"date-time":"2015-05-11T16:30:57Z","timestamp":1431361857000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["A New Memory-Disk Integrated System with HW Optimizer"],"prefix":"10.1145","volume":"12","author":[{"given":"Do-Heon","family":"Lee","sequence":"first","affiliation":[{"name":"Yonsei University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Su-Kyung","family":"Yoon","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Geun","family":"Kim","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles C.","family":"Weems","sequence":"additional","affiliation":[{"name":"University of Massachusetts, Amherst, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,5,11]]},"reference":[{"key":"e_1_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523240"},{"key":"e_1_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656078"},{"key":"e_1_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.06.006"},{"key":"e_1_2_2_4_1","volume-title":"Proceedings of Solid-State Circuits Conference Digest of Technical Papers (ISSCC\u201911)","author":"Chung Hoeju","year":"2011","unstructured":"Hoeju Chung , Byung Hoon Jeong , ByungJun Min , Youngdon Choi , Beak-Hyung Cho , Junho Shin , 2011 . A 58nm 1.8V 1Gb PRAM with 6.4MB&sol;s program BW . In Proceedings of Solid-State Circuits Conference Digest of Technical Papers (ISSCC\u201911) . IEEE, 500--502. Hoeju Chung, Byung Hoon Jeong, ByungJun Min, Youngdon Choi, Beak-Hyung Cho, Junho Shin, et al. 2011. A 58nm 1.8V 1Gb PRAM with 6.4MB&sol;s program BW. In Proceedings of Solid-State Circuits Conference Digest of Technical Papers (ISSCC\u201911). IEEE, 500--502."},{"key":"e_1_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_2_2_6_1","volume-title":"Retrieved","author":"Technologies Diablo","year":"2015","unstructured":"Diablo Technologies . 2015 . Memory channel storage . Retrieved February 23, 2015 from http:\/\/www.diablo-technologies.com\/memory-channel-storage. Diablo Technologies. 2015. Memory channel storage. Retrieved February 23, 2015 from http:\/\/www.diablo-technologies.com\/memory-channel-storage."},{"key":"e_1_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.40"},{"volume-title":"Retrieved","year":"2013","key":"e_1_2_2_8_1","unstructured":"GitHub. 2013 . Persistent memory file system . Retrieved February 23, 2015 from https:\/\/github.com\/linux-pmfs&sol;pmfs. GitHub. 2013. Persistent memory file system. Retrieved February 23, 2015 from https:\/\/github.com\/linux-pmfs&sol;pmfs."},{"key":"e_1_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"volume-title":"Retrieved","year":"2012","key":"e_1_2_2_10_1","unstructured":"Intel. 2012 . Pin\u2014a dynamic binary instrumentation tool . Retrieved February 23, 2015 from https:\/\/software.intel.com\/en-us\/articles\/pintool#Tutorials\/. Intel. 2012. Pin\u2014a dynamic binary instrumentation tool. Retrieved February 23, 2015 from https:\/\/software.intel.com\/en-us\/articles\/pintool#Tutorials\/."},{"key":"e_1_2_2_11_1","volume-title":"Data classification management with its interfacing structure for hybrid SLC\/MLC PRAM main memory. The Computer Journal (Nov","author":"Jang Sung-In","year":"2014","unstructured":"Sung-In Jang , Su-Kyung Yoon , Kihyun Park , Gi-Ho Park , and Shin-Dug Kim . 2014. Data classification management with its interfacing structure for hybrid SLC\/MLC PRAM main memory. The Computer Journal (Nov . 2014 ). DOI:http:\/\/dx.doi.org\/10.1093\/comjnl\/bxu133 10.1093\/comjnl Sung-In Jang, Su-Kyung Yoon, Kihyun Park, Gi-Ho Park, and Shin-Dug Kim. 2014. Data classification management with its interfacing structure for hybrid SLC\/MLC PRAM main memory. The Computer Journal (Nov. 2014). DOI:http:\/\/dx.doi.org\/10.1093\/comjnl\/bxu133"},{"key":"e_1_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"e_1_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465005"},{"key":"e_1_2_2_14_1","volume-title":"Postmark: A New File System Benchmark. Technical Report TR3022. Network Appliance. 1--8 pages. file:\/\/\/E:\/Desktop\/Katcher97-postmark-netapp-tr3022.pdf.","author":"Katcher Jeffrey","year":"1997","unstructured":"Jeffrey Katcher . 1997 . Postmark: A New File System Benchmark. Technical Report TR3022. Network Appliance. 1--8 pages. file:\/\/\/E:\/Desktop\/Katcher97-postmark-netapp-tr3022.pdf. Jeffrey Katcher. 1997. Postmark: A New File System Benchmark. Technical Report TR3022. Network Appliance. 1--8 pages. file:\/\/\/E:\/Desktop\/Katcher97-postmark-netapp-tr3022.pdf."},{"key":"e_1_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"volume-title":"Retrieved","year":"2011","key":"e_1_2_2_16_1","unstructured":"Micron. 2011 . System power calculator information . Retrieved February 23, 2015 from http:\/\/www.micron.com\/support\/power-calc\/. Micron. 2011. System power calculator information. Retrieved February 23, 2015 from http:\/\/www.micron.com\/support\/power-calc\/."},{"key":"e_1_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2480362.2480660"},{"key":"e_1_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2663761.2666035"},{"key":"e_1_2_2_19_1","first-page":"93","article-title":"PRAM and NAND flash hybrid architecture based on hot data detection. In Proceedings of the 2nd International Conference on Mechanical and Electronics Engineering (ICMEE\u201910)","volume":"1","author":"Park Jung Sik","year":"2010","unstructured":"Jung Sik Park , Ki-Seok Chung , Hi-Seok Kim , and Tae Hee Han . 2010 . PRAM and NAND flash hybrid architecture based on hot data detection. In Proceedings of the 2nd International Conference on Mechanical and Electronics Engineering (ICMEE\u201910) . IEEE , 1 , 93 -- 97 . Jung Sik Park, Ki-Seok Chung, Hi-Seok Kim, and Tae Hee Han. 2010. PRAM and NAND flash hybrid architecture based on hot data detection. In Proceedings of the 2nd International Conference on Mechanical and Electronics Engineering (ICMEE\u201910). IEEE, 1, 93--97.","journal-title":"IEEE"},{"key":"e_1_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250713"},{"key":"e_1_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_2_2_22_1","volume-title":"Retrieved","author":"Rudoff Andy","year":"2013","unstructured":"Andy Rudoff . 2013 . Programming models for emerging non-volatile memory technologies . Retrieved February 23, 2015 from https:\/\/www.usenix.org\/system\/files\/login\/articles\/08&lowbar;rudoff&lowbar;040-045&lowbar;final.pdf. Andy Rudoff. 2013. Programming models for emerging non-volatile memory technologies. Retrieved February 23, 2015 from https:\/\/www.usenix.org\/system\/files\/login\/articles\/08&lowbar;rudoff&lowbar;040-045&lowbar;final.pdf."},{"key":"e_1_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2401603.2401689"},{"key":"e_1_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993478.1993495"},{"volume-title":"Retrieved","year":"2013","key":"e_1_2_2_25_1","unstructured":"SourceForge. 2013 . Protected and persistent RAM filesystem . Retrieved February 23, 2015 from http:\/\/pramfs.sourceforge.net. SourceForge. 2013. Protected and persistent RAM filesystem. Retrieved February 23, 2015 from http:\/\/pramfs.sourceforge.net."},{"key":"e_1_2_2_26_1","volume-title":"SPEC CPU2006","author":"SPEC","year":"2006","unstructured":"SPEC CPU. 2006 . SPEC CPU2006 . Retrieved February 23, 2015 from http:\/\/www.spec.org\/cpu2006\/. SPEC CPU. 2006. SPEC CPU2006. Retrieved February 23, 2015 from http:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950867"},{"key":"e_1_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063436"},{"key":"e_1_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039420"},{"key":"e_1_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-014-9152-7"},{"key":"e_1_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.27"},{"key":"e_1_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2738053","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2738053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:16:23Z","timestamp":1750227383000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2738053"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,11]]},"references-count":33,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,7,8]]}},"alternative-id":["10.1145\/2738053"],"URL":"https:\/\/doi.org\/10.1145\/2738053","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2015,5,11]]},"assertion":[{"value":"2014-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-05-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}