{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:15:48Z","timestamp":1750306548406,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["0917057"],"award-info":[{"award-number":["0917057"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742068","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"27-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Electromigration-aware Clock Tree Synthesis for TSV-based 3D-ICs"],"prefix":"10.1145","author":[{"given":"Tiantao","family":"Lu","sequence":"first","affiliation":[{"name":"University of Maryland, College Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"COMSOL Multiphysics. http:\/\/www.comsol.com\/.  COMSOL Multiphysics. http:\/\/www.comsol.com\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Ispd 2009 clock network synthesis contest. http:\/\/ispd.cc\/contests\/09\/ispd09cts.html.  Ispd 2009 clock network synthesis contest. http:\/\/ispd.cc\/contests\/09\/ispd09cts.html."},{"key":"e_1_3_2_1_3_1","unstructured":"Mosek. http:\/\/www.mosek.com\/.  Mosek. http:\/\/www.mosek.com\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493053"},{"key":"e_1_3_2_1_5_1","volume-title":"Zero skew clock routing with minimum wirelength","author":"Chao T.-H.","year":"1992","unstructured":"T.-H. Chao , Zero skew clock routing with minimum wirelength . IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing , 1992 . T.-H. Chao, et al. Zero skew clock routing with minimum wirelength. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.021"},{"key":"e_1_3_2_1_7_1","volume-title":"Meng. Electromigration Simulation for Metal Lines. Journal of Electronic Packaging","author":"L.","year":"2010","unstructured":"L. L. JianPing Jing and G . Meng. Electromigration Simulation for Metal Lines. Journal of Electronic Packaging , 2010 . L. L. JianPing Jing and G. Meng. Electromigration Simulation for Metal Lines. Journal of Electronic Packaging, 2010."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2003695.2003708"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006151"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429451"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898698"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132454"},{"key":"e_1_3_2_1_14_1","first-page":"693","volume-title":"Asia and South Pacific Design Automation Conference","author":"Shang Y.","year":"2013","unstructured":"Y. Shang , clock-tree synthesis considering nonlinear electrical-thermal-coupled TSV model . In Asia and South Pacific Design Automation Conference , pages 693 -- 698 , 2013 . Y. Shang, et al. Thermal-reliable 3D clock-tree synthesis considering nonlinear electrical-thermal-coupled TSV model. In Asia and South Pacific Design Automation Conference, pages 693--698, 2013."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.828554"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2099590"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742068","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:38Z","timestamp":1750227158000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742068"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":16,"alternative-id":["10.1145\/2742060.2742068","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742068","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}