{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:43Z","timestamp":1750306663009,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742070","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"391-396","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Adaptive Bandwidth Management for Performance-Temperature Trade-offs in Heterogeneous HMC+DDRx Memory"],"prefix":"10.1145","author":[{"given":"Mohammad Hossein","family":"Hajkazemi","sequence":"first","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Chorney","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reyhaneh","family":"Jabbarvand Behrouz","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Khavari Tavana","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/SC.2010.50"},{"unstructured":"Tullsen D. M. \"Simulation and Modeling of a Simultaneous Multithreading Processor\" Computer Measurement Group Conference 1995.  Tullsen D. M. \"Simulation and Modeling of a Simultaneous Multithreading Processor\" Computer Measurement Group Conference 1995.","key":"e_1_3_2_1_2_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/L-CA.2011.4"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1669112.1669172"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_6_1","volume-title":"Data compression for thermal mitigation in the Hybrid Memory Cube,\" ICCD","author":"Khurshid","year":"2013","unstructured":"Khurshid , et al. \" Data compression for thermal mitigation in the Hybrid Memory Cube,\" ICCD 2013 . Khurshid, et al. \"Data compression for thermal mitigation in the Hybrid Memory Cube,\" ICCD 2013."},{"key":"e_1_3_2_1_7_1","volume-title":"ISQED","author":"Kang K.","year":"2014","unstructured":"Kang , K. , et al. \"Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3- D Stacked Cache \" ISQED 2014 . Kang, K., et al. \"Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache\" ISQED 2014."},{"unstructured":"Zhao D. et al. \"Temperature aware thread migration in 3D architecture with stacked DRAM\" ISQED 2013.  Zhao D. et al. \"Temperature aware thread migration in 3D architecture with stacked DRAM\" ISQED 2013.","key":"e_1_3_2_1_8_1"},{"unstructured":"Hybrid Memory Cube Specification 1.1. 2014. http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC%20Rev%201_%20Specification.pdf  Hybrid Memory Cube Specification 1.1. 2014. http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC%20Rev%201_%20Specification.pdf","key":"e_1_3_2_1_9_1"},{"unstructured":"Tran L. et al. \"Heterogeneous memory management for 3D-DRAM and external DRAM with QoS\" ASP-DAC 2013.  Tran L. et al. \"Heterogeneous memory management for 3D-DRAM and external DRAM with QoS\" ASP-DAC 2013.","key":"e_1_3_2_1_10_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/HPCA.2007.346197"},{"key":"e_1_3_2_1_12_1","volume-title":"Cadence white paper","author":"Elsasser W.","year":"2013","unstructured":"Elsasser , W. , 5 Emerging DRAM Interfaces You Should Know for Your Next Design , Cadence white paper , 2013 . Elsasser, W., 5 Emerging DRAM Interfaces You Should Know for Your Next Design, Cadence white paper, 2013."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/2228360.2228477"},{"key":"e_1_3_2_1_14_1","volume-title":"VLSIT","author":"Jeddeloh J.","year":"2012","unstructured":"Jeddeloh , J. , et al. \"Hybrid Memory Cube - New DRAM Architecture Increases Density and Performance\" , VLSIT 2012 . Jeddeloh, J., et al. \"Hybrid Memory Cube - New DRAM Architecture Increases Density and Performance\", VLSIT 2012."},{"doi-asserted-by":"crossref","unstructured":"Wu Q. et al. \"Impacts of though-DRAM vias in 3D processor-DRAM integrated systems\" IEEE 3DIC 2009.  Wu Q. et al. \"Impacts of though-DRAM vias in 3D processor-DRAM integrated systems\" IEEE 3DIC 2009.","key":"e_1_3_2_1_15_1","DOI":"10.1109\/3DIC.2009.5306577"},{"key":"e_1_3_2_1_16_1","first-page":"45","article-title":"8 Gb 3-D DDR3 DRAM using through-silicon-via technology","author":"Kang U.","year":"2010","unstructured":"Kang , U. , et al. \" 8 Gb 3-D DDR3 DRAM using through-silicon-via technology \" Solid-State Circuits, IEEE Journal of 45 , 2010 . Kang, U., et al. \"8 Gb 3-D DDR3 DRAM using through-silicon-via technology\" Solid-State Circuits, IEEE Journal of 45, 2010.","journal-title":"Solid-State Circuits, IEEE Journal of"},{"key":"e_1_3_2_1_17_1","volume-title":"A scalable and high-performance scheduling algorithm for multiple memory controllers\" HPCA","author":"Kim Y.","year":"2010","unstructured":"Kim , Y. , et al. \" ATLAS : A scalable and high-performance scheduling algorithm for multiple memory controllers\" HPCA 2010 . Kim, Y., et al. \"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers\" HPCA 2010."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1177\/109434209100500306"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/201059.201065"},{"key":"e_1_3_2_1_20_1","volume-title":"Rambus","author":"Li M.","year":"2013","unstructured":"Li M. , 3D Packaging for Memory Application , Rambus , 2013 . http:\/\/www.avsusergroups.org\/joint_pdfs\/2013_6Li.pdf Li M., 3D Packaging for Memory Application, Rambus, 2013. http:\/\/www.avsusergroups.org\/joint_pdfs\/2013_6Li.pdf"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/MM.2005.54"},{"key":"e_1_3_2_1_22_1","volume-title":"Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem\" In Proceedings of the 23rd Hot Chips Symposium","author":"Pawlowski J. T.","year":"2011","unstructured":"Pawlowski , J. T. \"Hybrid Memory Cube : Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem\" In Proceedings of the 23rd Hot Chips Symposium , 2011 . Pawlowski, J. T. \"Hybrid Memory Cube: Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem\" In Proceedings of the 23rd Hot Chips Symposium, 2011."}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI '15","name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","location":"Pittsburgh Pennsylvania USA"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742070","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742070","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742070"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":22,"alternative-id":["10.1145\/2742060.2742070","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742070","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}