{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:48Z","timestamp":1763468268181,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS- 0953447"],"award-info":[{"award-number":["CNS- 0953447"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742076","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"115-120","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Phase-based Cache Locking for Embedded Systems"],"prefix":"10.1145","author":[{"given":"Tosiron","family":"Adegbija","sequence":"first","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"volume-title":"January","year":"2014","author":"Adegbija T.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629422"},{"key":"e_1_3_2_1_3_1","unstructured":"ARM\n  : http:\/\/www.arm.com  ARM: http:\/\/www.arm.com"},{"volume-title":"October","year":"2006","author":"Arnaud A.","key":"e_1_3_2_1_4_1"},{"volume-title":"May","year":"2009","author":"Asaduzzaman A.","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.02.002"},{"volume-title":"March","year":"2014","author":"Ding H.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"SimPoint 3.0: faster and more flexible program analysis,\" Journal of Instruction-Level Parallelism","author":"Hamerly G.","year":"2005"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837362"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-011-0650-6"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"volume-title":"http:\/\/files.tomek.cedro.info\/electronics\/doc\/mips\/MD00688--2B-M14K-APP-01.00.pdf. Accessed","year":"2014","author":"K.","key":"e_1_3_2_1_12_1"},{"volume-title":"Cacti6.0: A tool to model large caches,\" COMPAQ Western Research Lab","year":"2009","author":"Muralimanohar N.","key":"e_1_3_2_1_13_1"},{"volume-title":"Low-complexity algorithms for static cache locking in multitasking hard real-time systems,\" Real-Time Systems Symposium (RTSS)","year":"2002","author":"Puaut I.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","unstructured":"S. Segars \"Low-power design techniques for microprocessor \" International Solid-State Circuits Conference Tutorial Feb. 2001.  S. Segars \"Low-power design techniques for microprocessor \" International Solid-State Circuits Conference Tutorial Feb. 2001."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024414"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859657"},{"key":"e_1_3_2_1_18_1","unstructured":"Simplescalar ported to Alpha\/Linux with Linux System Calls. http:\/\/hhnajafabadi.s3-website-us-east-1.amazonaws.com\/mase-alphalinux.htm  Simplescalar ported to Alpha\/Linux with Linux System Calls. http:\/\/hhnajafabadi.s3-website-us-east-1.amazonaws.com\/mase-alphalinux.htm"},{"volume-title":"CPU2006","year":"2006","author":"SPEC","key":"e_1_3_2_1_19_1"},{"key":"e_1_3_2_1_20_1","unstructured":"Synopsys Design Compiler Synopsys Inc. www.synopsys.com  Synopsys Design Compiler Synopsys Inc. www.synopsys.com"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781062"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742076","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742076"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":21,"alternative-id":["10.1145\/2742060.2742076","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742076","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}