{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:38:52Z","timestamp":1772725132833,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742078","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"379-384","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Reinforcement Learning for Thermal-aware Many-core Task Allocation"],"prefix":"10.1145","author":[{"given":"Shiting (Justin)","family":"Lu","sequence":"first","affiliation":[{"name":"University of Massachusetts, Amherst, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russell","family":"Tessier","sequence":"additional","affiliation":[{"name":"University of Massachusetts, Amherst, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Burleson","sequence":"additional","affiliation":[{"name":"University of Massachusetts, Amherst, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1659","volume-title":"DATE","author":"Coskun A. K.","year":"2007","unstructured":"A. K. Coskun , T. S. Rosing , and K. Whisnant , \" Temperature aware task scheduling in MPSoCs,\" in Proc . DATE , Mar. 2007 , pp. 1659 -- 1664 . A. K. Coskun, T. S. Rosing, and K. Whisnant, \"Temperature aware task scheduling in MPSoCs,\" in Proc. DATE, Mar. 2007, pp. 1659--1664."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"C. H. Yu C.-L. Lung Y.-L. Ho R.-S. Hsu D.-M. Kwai and S.-C. Chang \"Thermal-aware on-line scheduler for 3-D many-core processor throughput optimization \" IEEE TCAD vol. 33 no. 5 May 2014.  C. H. Yu C.-L. Lung Y.-L. Ho R.-S. Hsu D.-M. Kwai and S.-C. Chang \"Thermal-aware on-line scheduler for 3-D many-core processor throughput optimization \" IEEE TCAD vol. 33 no. 5 May 2014.","DOI":"10.1109\/TCAD.2013.2293476"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000726"},{"key":"e_1_3_2_1_4_1","first-page":"946","volume-title":"DATE","author":"Yeo I.","year":"2009","unstructured":"I. Yeo and E. J. Kim , \" Temperature-aware scheduler based on thermal behavior grouping in multicore systems,\" in Proc . DATE , May 2009 , pp. 946 -- 951 . I. Yeo and E. J. Kim, \"Temperature-aware scheduler based on thermal behavior grouping in multicore systems,\" in Proc. DATE, May 2009, pp. 946--951."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2161308"},{"key":"e_1_3_2_1_6_1","first-page":"430","article-title":"Thermal-aware IP virtualization and placement for networks-on-chip architecture","author":"Hung W.","year":"2004","unstructured":"W. Hung , \" Thermal-aware IP virtualization and placement for networks-on-chip architecture ,\" in Proc ICCD , Oct. 2004 , pp. 430 -- 437 . W. Hung et al., \"Thermal-aware IP virtualization and placement for networks-on-chip architecture,\" in Proc ICCD, Oct. 2004, pp. 430--437.","journal-title":"Proc ICCD"},{"key":"e_1_3_2_1_7_1","volume-title":"ASP-DAC","author":"Qian Z.","year":"2011","unstructured":"Z. Qian and C.-Y. Tsui , \"A thermal-aware application specific routing algorithm for network-on-chip design,\" in Proc . ASP-DAC , 2011 . Z. Qian and C.-Y. Tsui, \"A thermal-aware application specific routing algorithm for network-on-chip design,\" in Proc. ASP-DAC, 2011."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024746"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039401"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629486"},{"key":"e_1_3_2_1_11_1","volume-title":"Rim Tech. Conf. and Exhibition on Packaging and Integration of Elec. and Phot. Sys.","author":"Chen H.","unstructured":"H. Chen and etc., \"Spatially-aware optimization of energy consumption in consolidated data center systems,\" in ASME 2011 Pac . Rim Tech. Conf. and Exhibition on Packaging and Integration of Elec. and Phot. Sys. H. Chen and etc., \"Spatially-aware optimization of energy consumption in consolidated data center systems,\" in ASME 2011 Pac. Rim Tech. Conf. and Exhibition on Packaging and Integration of Elec. and Phot. Sys."},{"key":"e_1_3_2_1_12_1","volume-title":"Reinforcement learning: An introduction","author":"Barto A. G.","year":"1998","unstructured":"A. G. Barto , Reinforcement learning: An introduction . MIT press , 1998 . A. G. Barto, Reinforcement learning: An introduction. MIT press, 1998."},{"key":"e_1_3_2_1_13_1","volume-title":"August","author":"Rotem E.","year":"2011","unstructured":"E. Rotem , \" Power management architecture of the 2nd generation Intel core microarchitecture, formerly codenamed Sandy Bridge,\" in Hot Chips , August 2011 . E. Rotem et al., \"Power management architecture of the 2nd generation Intel core microarchitecture, formerly codenamed Sandy Bridge,\" in Hot Chips, August 2011."},{"key":"e_1_3_2_1_14_1","first-page":"968","article-title":"Gradient descent for general reinforcement learning","author":"Baird L.","year":"1999","unstructured":"L. Baird and A. W. Moore , \" Gradient descent for general reinforcement learning ,\" Adv. in Neural Information Proc. Sys. , pp. 968 -- 974 , 1999 . L. Baird and A. W. Moore, \"Gradient descent for general reinforcement learning,\" Adv. in Neural Information Proc. Sys., pp. 968--974, 1999.","journal-title":"Adv. in Neural Information Proc. Sys."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742078","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742078"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":17,"alternative-id":["10.1145\/2742060.2742078","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742078","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}