{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:42Z","timestamp":1750306662669,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Union - HARPA project","award":["FP7-612069-HARPA"],"award-info":[{"award-number":["FP7-612069-HARPA"]}]},{"name":"Greek State Scholarship Foundation (IKY)"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742079","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"57-62","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Efficient Reliability Analysis of Processor Datapath using Atomistic BTI Variability Models"],"prefix":"10.1145","author":[{"given":"Dimitrios","family":"Stamoulis","sequence":"first","affiliation":[{"name":"McGill University, Montreal, PQ, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Rodopoulos","sequence":"additional","affiliation":[{"name":"NTUA, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brett H.","family":"Meyer","sequence":"additional","affiliation":[{"name":"McGill University, Montreal, PQ, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"NTUA, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"imec & KU Leuven, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeljko","family":"Zilic","sequence":"additional","affiliation":[{"name":"McGill University, Montreal, PQ, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.893809"},{"key":"e_1_3_2_1_2_1","first-page":"4.4.1","volume-title":"Recent advances in understanding the bias temperature instability,\" in In IEEE IEDM","author":"Grasser T.","year":"2010","unstructured":"T. Grasser , \" Recent advances in understanding the bias temperature instability,\" in In IEEE IEDM , pp. 4.4.1 -- 4.4.4 , 2010 . T. Grasser et al., \"Recent advances in understanding the bias temperature instability,\" in In IEEE IEDM, pp. 4.4.1--4.4.4, 2010."},{"key":"e_1_3_2_1_3_1","volume-title":"et al., \"Atomistic approach to variability of bias-temperature instability in circuit simulations,\" in IRPS","author":"B.","year":"2011","unstructured":"Kaczer, B. et al., \"Atomistic approach to variability of bias-temperature instability in circuit simulations,\" in IRPS , 2011 , pp. XT.3.1--XT.3.5. Kaczer, B. et al., \"Atomistic approach to variability of bias-temperature instability in circuit simulations,\" in IRPS, 2011, pp. XT.3.1--XT.3.5."},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Understanding timing impact of BTI\/RTN with massively threaded atomistic transient simulations,\" in IEEE ICICDT","author":"Rodopoulos D.","year":"2014","unstructured":"D. Rodopoulos , \" Understanding timing impact of BTI\/RTN with massively threaded atomistic transient simulations,\" in IEEE ICICDT , pp. 1 -- 4 , 2014 . D. Rodopoulos et al., \"Understanding timing impact of BTI\/RTN with massively threaded atomistic transient simulations,\" in IEEE ICICDT, pp. 1--4, 2014."},{"issue":"2","key":"e_1_3_2_1_5_1","first-page":"704","article-title":"Atomistic pseudo-transient BTI simulation with inherent workload memory","volume":"14","author":"Rodopoulos D.","year":"2014","unstructured":"D. Rodopoulos , \" Atomistic pseudo-transient BTI simulation with inherent workload memory ,\" IEEE TDMR , 14 ( 2 ): 704 -- 714 , 2014 . D. Rodopoulos et al., \"Atomistic pseudo-transient BTI simulation with inherent workload memory,\" IEEE TDMR, 14(2): 704--714, 2014.","journal-title":"IEEE TDMR"},{"volume-title":"Negative bias stress of mos devices at high electric fields and degradation of mnos devices,\" JAP","author":"Jeppson K. O.","key":"e_1_3_2_1_6_1","unstructured":"K. O. Jeppson , \" Negative bias stress of mos devices at high electric fields and degradation of mnos devices,\" JAP , vol. 48 , no. 5, 1977. K. O. Jeppson et al., \"Negative bias stress of mos devices at high electric fields and degradation of mnos devices,\" JAP, vol. 48, no. 5, 1977."},{"key":"e_1_3_2_1_7_1","volume-title":"et al., \"Generalized diffusion-reaction model for the low-field charge-buildup instability at the si-sio2 interface,\" Ph. R. B","author":"S.","year":"1995","unstructured":"Ogawa, S. et al., \"Generalized diffusion-reaction model for the low-field charge-buildup instability at the si-sio2 interface,\" Ph. R. B , 1995 . Ogawa, S. et al., \"Generalized diffusion-reaction model for the low-field charge-buildup instability at the si-sio2 interface,\" Ph. R. B, 1995."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1870109.1870112"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164543"},{"key":"e_1_3_2_1_10_1","volume-title":"et al., \"Defect-based methodology for workload-dependent circuit lifetime projections - application to sram,\" in IEEE IRPS","author":"P.","year":"2013","unstructured":"Weckx, P. et al., \"Defect-based methodology for workload-dependent circuit lifetime projections - application to sram,\" in IEEE IRPS , 2013 . Weckx, P. et al., \"Defect-based methodology for workload-dependent circuit lifetime projections - application to sram,\" in IEEE IRPS, 2013."},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"Time and workload dependent device variability in circuit simulations,\" in IEEE ICICDT","author":"Rodopoulos D.","year":"2011","unstructured":"D. Rodopoulos , \" Time and workload dependent device variability in circuit simulations,\" in IEEE ICICDT , pp. 1 -- 4 , 2011 . D. Rodopoulos et al., \"Time and workload dependent device variability in circuit simulations,\" in IEEE ICICDT, pp. 1--4, 2011."},{"key":"e_1_3_2_1_12_1","first-page":"655","volume-title":"Hypervised transient spice simulations of large netlists amp","author":"Lyras G.","year":"2013","unstructured":"G. Lyras , \" Hypervised transient spice simulations of large netlists amp ; workloads on multi-processor systems,\" in DATE , pp. 655 -- 658 , 2013 . G. Lyras et al., \"Hypervised transient spice simulations of large netlists amp; workloads on multi-processor systems,\" in DATE, pp. 655--658, 2013."},{"issue":"1","key":"e_1_3_2_1_13_1","first-page":"182","article-title":"Comparison of reaction-diffusion and atomistic trap-based BTI models for logic gates","volume":"14","author":"Kukner H.","year":"2014","unstructured":"H. Kukner , \" Comparison of reaction-diffusion and atomistic trap-based BTI models for logic gates ,\" IEEE TDMR , 14 ( 1 ): 182 -- 193 , 2014 . H. Kukner et al., \"Comparison of reaction-diffusion and atomistic trap-based BTI models for logic gates,\" IEEE TDMR, 14(1): 182--193, 2014.","journal-title":"IEEE TDMR"},{"key":"e_1_3_2_1_14_1","first-page":"5D","volume-title":"Non-monte-carlo methodology for high-sigma simulations of circuits under workload-dependent BTI degradation - application to 6t SRAM,\" in IRPS","author":"Weckx P.","unstructured":"P. Weckx , \" Non-monte-carlo methodology for high-sigma simulations of circuits under workload-dependent BTI degradation - application to 6t SRAM,\" in IRPS , pp. 5D .2.1--5D.2.6, 2014. P. Weckx et al., \"Non-monte-carlo methodology for high-sigma simulations of circuits under workload-dependent BTI degradation - application to 6t SRAM,\" in IRPS, pp. 5D.2.1--5D.2.6, 2014."},{"key":"e_1_3_2_1_15_1","volume-title":"Understanding the impact of transistor-level BTI variability,\" in IRPS","author":"Fang J.","year":"2012","unstructured":"J. Fang and S. Sapatnekar , \" Understanding the impact of transistor-level BTI variability,\" in IRPS , pp. CR.2.1--CR.2.6, 2012 . J. Fang and S. Sapatnekar, \"Understanding the impact of transistor-level BTI variability,\" in IRPS, pp. CR.2.1--CR.2.6, 2012."},{"key":"e_1_3_2_1_16_1","first-page":"473","volume-title":"Degradation analysis of datapath logic subblocks under NBTI aging in FinFET technology,\" in ISQED","author":"Kukner H.","year":"2014","unstructured":"H. Kukner , \" Degradation analysis of datapath logic subblocks under NBTI aging in FinFET technology,\" in ISQED , pp. 473 -- 479 , 2014 . H. Kukner et al., \"Degradation analysis of datapath logic subblocks under NBTI aging in FinFET technology,\" in ISQED, pp. 473--479, 2014."},{"key":"e_1_3_2_1_17_1","first-page":"4A","volume-title":"Toledano-Luque et al., \"Response of a single trap to ac negative bias temperature stress,\" in IRPS","author":"M.","unstructured":"M. Toledano-Luque et al., \"Response of a single trap to ac negative bias temperature stress,\" in IRPS , pp. 4A .2.1--4A.2.8, 2011. M. Toledano-Luque et al., \"Response of a single trap to ac negative bias temperature stress,\" in IRPS, pp. 4A.2.1--4A.2.8, 2011."},{"key":"e_1_3_2_1_18_1","unstructured":"Predictive Technology Model http:\/\/ptm.asu.edu\/.  Predictive Technology Model http:\/\/ptm.asu.edu\/."},{"key":"e_1_3_2_1_19_1","volume-title":"Variation-Aware Design of Custom Integrated Circuits","author":"McConaghy T.","year":"2012","unstructured":"T. McConaghy , Variation-Aware Design of Custom Integrated Circuits . Springer , Oct. 2012 . T. McConaghy et al., Variation-Aware Design of Custom Integrated Circuits. Springer, Oct. 2012."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.872098"},{"key":"e_1_3_2_1_21_1","volume-title":"Toledano-Luque et al., \"Degradation of time dependent variability due to interface state generation,\" in VLSIT","author":"M.","year":"2013","unstructured":"M. Toledano-Luque et al., \"Degradation of time dependent variability due to interface state generation,\" in VLSIT , pp. T190--T191, 2013 . M. Toledano-Luque et al., \"Degradation of time dependent variability due to interface state generation,\" in VLSIT, pp. T190--T191, 2013."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837343"},{"key":"e_1_3_2_1_23_1","unstructured":"NanoTime User Guide Synopsys Inc. 2012.  NanoTime User Guide Synopsys Inc. 2012."},{"key":"e_1_3_2_1_24_1","unstructured":"OpenRISC project http:\/\/opencores.org\/or1k\/.  OpenRISC project http:\/\/opencores.org\/or1k\/."},{"key":"e_1_3_2_1_25_1","unstructured":"Design Compiler User Guide Synopsys Inc. 2009.  Design Compiler User Guide Synopsys Inc. 2009."}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742079","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742079"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":25,"alternative-id":["10.1145\/2742060.2742079","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742079","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}