{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:42Z","timestamp":1750306662719,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1255898"],"award-info":[{"award-number":["CCF-1255898"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2422"],"award-info":[{"award-number":["2422"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742080","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"155-160","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Speed Binning Using Machine Learning And On-chip Slack Sensors"],"prefix":"10.1145","author":[{"given":"Mehdi","family":"Sadi","sequence":"first","affiliation":[{"name":"University of Connecticut, Storrs, CT, USA"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"University of Connecticut, Storrs, CT, USA"}]},{"given":"Xiaoxiao","family":"Wang","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}]},{"given":"LeRoy","family":"Winemberg","sequence":"additional","affiliation":[{"name":"Freescale Semiconductor, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1718","volume-title":"Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era,\" Proc IEEE","author":"Ghosh S.","year":"2010","unstructured":"S. Ghosh and K. Roy , '' Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era,\" Proc IEEE , vol. 98 , pp. 1718 -- 1751 , 2010 . S. Ghosh and K. Roy, ''Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era,\" Proc IEEE, vol. 98, pp. 1718--1751, 2010."},{"key":"e_1_3_2_1_2_1","first-page":"5","article-title":"variations in nanometer-scale technologies,\" Emerging and Selected Topics in Circuits and Systems","volume":"1","author":"Sapatnekar S. S.","year":"2011","unstructured":"S. S. Sapatnekar , ''Overcoming variations in nanometer-scale technologies,\" Emerging and Selected Topics in Circuits and Systems , IEEE Journal on , vol. 1 , pp. 5 -- 18 , 2011 . S. S. Sapatnekar, ''Overcoming variations in nanometer-scale technologies,\" Emerging and Selected Topics in Circuits and Systems, IEEE Journal on, vol. 1, pp. 5--18, 2011.","journal-title":"IEEE Journal on"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548901"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2208353"},{"key":"e_1_3_2_1_5_1","first-page":"90","volume-title":"IEEE 29th","author":"Jang E. J.","year":"2011","unstructured":"E. J. Jang , A. Gattiker , S. Nassif and J. A. Abraham , '' Efficient and product-representative timing model validation,\" in VLSI Test Symposium (VTS) , IEEE 29th , pp. 90 -- 95 , 2011 . E. J. Jang, A. Gattiker, S. Nassif and J. A. Abraham, ''Efficient and product-representative timing model validation,\" in VLSI Test Symposium (VTS), IEEE 29th, pp. 90--95, 2011."},{"key":"e_1_3_2_1_6_1","first-page":"61","volume-title":"Proceedings of the International Conference on Computer-Aided Design","author":"Ebrahimi M.","year":"2013","unstructured":"M. Ebrahimi in Proceedings of the International Conference on Computer-Aided Design , pp. 61 -- 68 , 2013 . M. Ebrahimi et al. ''Aging-aware logic synthesis,\" in Proceedings of the International Conference on Computer-Aided Design, pp. 61--68, 2013."},{"key":"e_1_3_2_1_7_1","first-page":"99","volume-title":"28th","author":"Chen J.","year":"2010","unstructured":"J. Chen , Jing Zeng, L. Wang , J. Rearick and M. Mateja , '' Selecting the most relevant structural Fmax for system Fmax correlation,\" in VLSI Test Symposium (VTS) , 28th , pp. 99 -- 104 , 2010 . J. Chen, Jing Zeng, L. Wang, J. Rearick and M. Mateja, ''Selecting the most relevant structural Fmax for system Fmax correlation,\" in VLSI Test Symposium (VTS), 28th, pp. 99--104, 2010."},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"IEEE 31st International Conference on","author":"Guin U.","year":"2013","unstructured":"U. Guin Fmax test-time reduction using novel DFTs for circuit initialization,\" in Computer Design (ICCD) , IEEE 31st International Conference on , pp. 1 -- 6 , 2013 . U. Guin et al., ''Functional Fmax test-time reduction using novel DFTs for circuit initialization,\" in Computer Design (ICCD), IEEE 31st International Conference on, pp. 1--6, 2013."},{"key":"e_1_3_2_1_9_1","first-page":"718","volume-title":"IEEE 15th","author":"Dimaandal E.","year":"2013","unstructured":"E. Dimaandal and M. Padilla , '' Test-time reduction methodology: Innovative ways to reduce test time for server products,\" in Electronics Packaging Technology Conference (EPTC 2013) , IEEE 15th , pp. 718 -- 722 , 2013 . E. Dimaandal and M. Padilla, ''Test-time reduction methodology: Innovative ways to reduce test time for server products,\" in Electronics Packaging Technology Conference (EPTC 2013), IEEE 15th, pp. 718--722, 2013."},{"key":"e_1_3_2_1_10_1","first-page":"292","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Suresh C. K. H.","year":"2013","unstructured":"C. K. H. Suresh , E. Yilmaz , S. Ozev and O. Sinanoglu , '' Adaptive reduction of the frequency search space for multi-vdd digital circuits,\" in Design , Automation & Test in Europe Conference & Exhibition (DATE) , pp. 292 -- 295 , 2013 . C. K. H. Suresh, E. Yilmaz, S. Ozev and O. Sinanoglu, ''Adaptive reduction of the frequency search space for multi-vdd digital circuits,\" in Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 292--295, 2013."},{"key":"e_1_3_2_1_11_1","first-page":"624","volume-title":"Proceedings. International","author":"Rearick J.","year":"2001","unstructured":"J. Rearick , ''Too much delay fault coverage is a bad thing,\" in Test Conference , Proceedings. International , pp. 624 -- 633 , 2001 . J. Rearick, ''Too much delay fault coverage is a bad thing,\" in Test Conference, Proceedings. International, pp. 624--633, 2001."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232255"},{"key":"e_1_3_2_1_13_1","first-page":"1128","volume-title":"Proceedings. ITC. International","author":"Brand K. A.","year":"2004","unstructured":"K. A. Brand , S. Mitra , E. Volkerink and E. J. McCluskey , '' Speed clustering of integrated circuits,\" in Test Conference , Proceedings. ITC. International , pp. 1128 -- 1137 , 2004 . K. A. Brand, S. Mitra, E. Volkerink and E. J. McCluskey, ''Speed clustering of integrated circuits,\" in Test Conference, Proceedings. ITC. International, pp. 1128--1137, 2004."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757509"},{"key":"e_1_3_2_1_15_1","first-page":"1","volume-title":"ITC. International","author":"Chen J.","year":"2009","unstructured":"J. Chen , L. Wang , Po-Hsien Chang, Jing Zeng, S. Yu and M. Mateja , '' Data learning techniques and methodology for Fmax prediction,\" in Test Conference , ITC. International , pp. 1 -- 10 , 2009 . J. Chen, L. Wang, Po-Hsien Chang, Jing Zeng, S. Yu and M. Mateja, ''Data learning techniques and methodology for Fmax prediction,\" in Test Conference, ITC. International, pp. 1--10, 2009."},{"key":"e_1_3_2_1_16_1","first-page":"570","volume-title":"11th International Symposium on","author":"Zeng J.","year":"2010","unstructured":"J. Zeng , J. Wang , C. Chen , M. Mateja and L. Wang , '' On evaluating speed path detection of structural tests,\" in Quality Electronic Design (ISQED) , 11th International Symposium on , pp. 570 -- 576 , 2010 . J. Zeng, J. Wang, C. Chen, M. Mateja and L. Wang, ''On evaluating speed path detection of structural tests,\" in Quality Electronic Design (ISQED), 11th International Symposium on, pp. 570--576, 2010."},{"key":"e_1_3_2_1_17_1","volume-title":"2015 IEEE 33rd","author":"Sadi M.","year":"2015","unstructured":"M. Sadi , L. Winemberg and M. M. Tehranipoor , \" A Robust Digital Sensor IP and Sensor Insertion Flow for In-Situ Path Timing Slack Monitoring in SoCs,\" in VLSI Test Symposium (VTS) , 2015 IEEE 33rd , 2015 . M. Sadi, L. Winemberg and M. M. Tehranipoor, \"A Robust Digital Sensor IP and Sensor Insertion Flow for In-Situ Path Timing Slack Monitoring in SoCs,\" in VLSI Test Symposium (VTS), 2015 IEEE 33rd, 2015."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.64"},{"key":"e_1_3_2_1_20_1","unstructured":"http:\/\/www.synopsys.com\/COMMUNITY\/UNIVERSITYPROGRAM\/  http:\/\/www.synopsys.com\/COMMUNITY\/UNIVERSITYPROGRAM\/"},{"key":"e_1_3_2_1_21_1","unstructured":"http:\/\/ptm.asu.edu\/  http:\/\/ptm.asu.edu\/"},{"key":"e_1_3_2_1_22_1","unstructured":"http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/index.html  http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/index.html"},{"key":"e_1_3_2_1_23_1","unstructured":"http:\/\/www.mathworks.com\/products\/matlab\/  http:\/\/www.mathworks.com\/products\/matlab\/"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742080","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742080"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":23,"alternative-id":["10.1145\/2742060.2742080","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742080","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}