{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:43Z","timestamp":1750306663188,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002428","name":"Austrian Science Fund","doi-asserted-by":"publisher","award":["P26436"],"award-info":[{"award-number":["P26436"]}],"id":[{"id":"10.13039\/501100002428","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742081","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"355-360","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Experimental Validation of a Faithful Binary Circuit Model"],"prefix":"10.1145","author":[{"given":"Robert","family":"Najvirt","sequence":"first","affiliation":[{"name":"TU Wien, Vienna, Austria"}]},{"given":"Ulrich","family":"Schmid","sequence":"additional","affiliation":[{"name":"TU Wien, Vienna, Austria"}]},{"given":"Michael","family":"Hofbauer","sequence":"additional","affiliation":[{"name":"TU Wien, Vienna, Austria"}]},{"given":"Matthias","family":"F\u00fcgger","sequence":"additional","affiliation":[{"name":"MPI-INF, Saarbr\u00fccken, Germany"}]},{"given":"Thomas","family":"Nowak","sequence":"additional","affiliation":[{"name":"ENS Paris, Paris, France"}]},{"given":"Kurt","family":"Schweiger","sequence":"additional","affiliation":[{"name":"Avago Technologies, Vienna, Austria"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_2_1","first-page":"0","article-title":"CCS timing","volume":"2","year":"2006","unstructured":"Synopsis , \" CCS timing .\" Technical white paper v 2 . 0 , 2006 . Synopsis, \"CCS timing.\" Technical white paper v2.0, 2006.","journal-title":"Technical white paper"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224103"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.9"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223155"},{"key":"e_1_3_2_1_7_1","volume-title":"Logic-Timing Simulation and the Degradation Delay Model","author":"Bellido-D\u00edaz M. J.","year":"2006","unstructured":"M. J. Bellido-D\u00edaz , J. Juan-Chico , and M. Valencia , Logic-Timing Simulation and the Degradation Delay Model . London : Imperial College Press , 2006 . M. J. Bellido-D\u00edaz, J. Juan-Chico, and M. Valencia, Logic-Timing Simulation and the Degradation Delay Model. London: Imperial College Press, 2006."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20000197"},{"key":"e_1_3_2_1_9_1","volume-title":"Faithful glitch propagation in binary circuit models,\" arXiv:1406.2544","author":"F\u00fcgger M.","year":"2014","unstructured":"M. F\u00fcgger , R. Najvirt , T. Nowak , and U. Schmid , \" Faithful glitch propagation in binary circuit models,\" arXiv:1406.2544 , 2014 . (appears in Proc. DATE '15). M. F\u00fcgger, R. Najvirt, T. Nowak, and U. Schmid, \"Faithful glitch propagation in binary circuit models,\" arXiv:1406.2544, 2014. (appears in Proc. DATE'15)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2223233"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1984.1270090"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.45868"},{"key":"e_1_3_2_1_15_1","first-page":"149","volume-title":"LNCS 1918","author":"Juan-Chico J.","year":"2000","unstructured":"J. Juan-Chico , M. J. Bellido , P. Ruiz- de Clavijo , A. J. Acosta , and M. Valencia , \" Degradation delay model extension to CMOS gates,\" in Integrated Circuit Design , LNCS 1918 , pp. 149 -- 158 , Springer , 2000 . J. Juan-Chico, M. J. Bellido, P. Ruiz-de Clavijo, A. J. Acosta, and M. Valencia, \"Degradation delay model extension to CMOS gates,\" in Integrated Circuit Design, LNCS 1918, pp. 149--158, Springer, 2000."},{"key":"e_1_3_2_1_16_1","first-page":"477","volume-title":"LNCS 2451","author":"Millan A.","year":"2002","unstructured":"A. Millan , J. Juan , M. J. Bellido , P. Ruiz- de Clavijo , and D. Guerrero , \" Characterization of normal propagation delay for delay degradation model (DDM),\" in Integrated Circuit Design , LNCS 2451 , pp. 477 -- 486 , Springer , 2002 . A. Millan, J. Juan, M. J. Bellido, P. Ruiz-de Clavijo, and D. Guerrero, \"Characterization of normal propagation delay for delay degradation model (DDM),\" in Integrated Circuit Design, LNCS 2451, pp. 477--486, Springer, 2002."}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742081","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742081"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":14,"alternative-id":["10.1145\/2742060.2742081","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742081","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}