{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:25:24Z","timestamp":1755998724307,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742084","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"289-294","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["Standard Cell Layout Regularity and Pin Access Optimization Considering Middle-of-Line"],"prefix":"10.1145","author":[{"given":"Wei","family":"Ye","sequence":"first","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA & Zhejiang University, Hangzhou, China"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, AUSTIN, TX, USA"}]},{"given":"David Z. O.","family":"Pan","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, AUSTIN, TX, USA"}]},{"given":"Yong-Chan","family":"Ban","sequence":"additional","affiliation":[{"name":"LG Electronics, Seoul, South Korea"}]},{"given":"Lars","family":"Liebmann","sequence":"additional","affiliation":[{"name":"IBM Corporation, Hopewell Junction, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2276751"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042882"},{"key":"e_1_3_2_1_3_1","first-page":"707","article-title":"Hybrid lithography optimization with e-beam and immersion processes for 16nm 1D gridded design","author":"Du Y.","year":"2012","unstructured":"Y. Du , H. Zhang , M. D. F. Wong , and K.-Y. Chao , \" Hybrid lithography optimization with e-beam and immersion processes for 16nm 1D gridded design ,\" in ASPDAC , 2012 , pp. 707 -- 712 . Y. Du, H. Zhang, M. D. F. Wong, and K.-Y. Chao, \"Hybrid lithography optimization with e-beam and immersion processes for 16nm 1D gridded design,\" in ASPDAC, 2012, pp. 707--712.","journal-title":"ASPDAC"},{"key":"e_1_3_2_1_4_1","volume-title":"The daunting complexity of scaling to 7nm without EUV: Pushing DTCO to the extreme,\" in Proc. of SPIE","author":"Liebmann L.","year":"2015","unstructured":"L. Liebmann , A. Chu , and P. Gutwin , \" The daunting complexity of scaling to 7nm without EUV: Pushing DTCO to the extreme,\" in Proc. of SPIE , vol. 9427 , 2015 . L. Liebmann, A. Chu, and P. Gutwin, \"The daunting complexity of scaling to 7nm without EUV: Pushing DTCO to the extreme,\" in Proc. of SPIE, vol. 9427, 2015."},{"key":"e_1_3_2_1_5_1","first-page":"621","article-title":"New placement prediction and mitigation techniques for local routing congestion","author":"Taghavi T.","year":"2010","unstructured":"T. Taghavi , C. Alpert , A. Huber , Z. Li , G.-J. Nam ., \" New placement prediction and mitigation techniques for local routing congestion ,\" in ICCAD , 2010 , pp. 621 -- 624 . T. Taghavi, C. Alpert, A. Huber, Z. Li, G.-J. Nam et al., \"New placement prediction and mitigation techniques for local routing congestion,\" in ICCAD, 2010, pp. 621--624.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_6_1","first-page":"2F","article-title":"Reliability of MOL local interconnects","author":"Kauerauf T.","year":"2013","unstructured":"T. Kauerauf , A. Branka , G. Sorrentino , P. Roussel , S. Demuynck ., \" Reliability of MOL local interconnects ,\" in IRPS , 2013 , pp. 2F -- 25 . T. Kauerauf, A. Branka, G. Sorrentino, P. Roussel, S. Demuynck et al., \"Reliability of MOL local interconnects,\" in IRPS, 2013, pp. 2F--5.","journal-title":"IRPS"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488764"},{"key":"e_1_3_2_1_8_1","first-page":"9","article-title":"Innovations in special constructs for standard cell libraries in sub 28nm technologies","author":"Rashed M.","year":"2013","unstructured":"M. Rashed , N. Jain , J. Kim , M. Tarabbia , I. Rahim ., \" Innovations in special constructs for standard cell libraries in sub 28nm technologies ,\" in IEDM , 2013 , pp. 9 .7.1--9.7.4. M. Rashed, N. Jain, J. Kim, M. Tarabbia, I. Rahim et al., \"Innovations in special constructs for standard cell libraries in sub 28nm technologies,\" in IEDM, 2013, pp. 9.7.1--9.7.4.","journal-title":"IEDM"},{"key":"e_1_3_2_1_9_1","volume-title":"Beacham et al., \"Avoiding wafer-print artifacts in spacer is dielectric (SID) patterning,\" in Proc. of SPIE","author":"Luk-Pat G.","year":"2013","unstructured":"G. Luk-Pat , B. Painter , A. Miloslavsky , P. De Bisschop , A. Beacham et al., \"Avoiding wafer-print artifacts in spacer is dielectric (SID) patterning,\" in Proc. of SPIE , vol. 8683 , 2013 . G. Luk-Pat, B. Painter, A. Miloslavsky, P. De Bisschop, A. Beacham et al., \"Avoiding wafer-print artifacts in spacer is dielectric (SID) patterning,\" in Proc. of SPIE, vol. 8683, 2013."},{"key":"e_1_3_2_1_10_1","first-page":"163","article-title":"A high-performance triple patterning layout decomposer with balanced density","author":"Yu B.","year":"2013","unstructured":"B. Yu , Y.-H. Lin , G. Luk-Pat , D. Ding , K. Lucas ., \" A high-performance triple patterning layout decomposer with balanced density ,\" in ICCAD , 2013 , pp. 163 -- 169 . B. Yu, Y.-H. Lin, G. Luk-Pat, D. Ding, K. Lucas et al., \"A high-performance triple patterning layout decomposer with balanced density,\" in ICCAD, 2013, pp. 163--169.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593152"},{"issue":"1","key":"e_1_3_2_1_12_1","first-page":"002","article-title":"Triple patterning lithography layout decomposition using end-cutting","volume":"14","author":"Yu B.","year":"2015","unstructured":"B. Yu , S. Roy , J.-R. Gao , and D. Z. Pan , \" Triple patterning lithography layout decomposition using end-cutting ,\" Journal of Micro\/Nanolithography, MEMS, and MOEMS (JM3) , vol. 14 , no. 1 , pp. 011 002 -- 011 002, 2015 . B. Yu, S. Roy, J.-R. Gao, and D. Z. Pan, \"Triple patterning lithography layout decomposition using end-cutting,\" Journal of Micro\/Nanolithography, MEMS, and MOEMS (JM3), vol. 14, no. 1, pp. 011 002--011 002, 2015.","journal-title":"Journal of Micro\/Nanolithography, MEMS, and MOEMS (JM3)"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233638"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228470"},{"key":"e_1_3_2_1_15_1","first-page":"453","article-title":"BonnCell: Automatic layout of leaf cells","author":"Hougardy S.","year":"2013","unstructured":"S. Hougardy , T. Nieberg , and J. Schneider , \" BonnCell: Automatic layout of leaf cells ,\" in ASPDAC , 2013 , pp. 453 -- 460 . S. Hougardy, T. Nieberg, and J. Schneider, \"BonnCell: Automatic layout of leaf cells,\" in ASPDAC, 2013, pp. 453--460.","journal-title":"ASPDAC"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278568"},{"key":"e_1_3_2_1_17_1","first-page":"838","article-title":"On process-aware 1-D standard cell design","author":"Zhang H.","year":"2010","unstructured":"H. Zhang , M. D. F. Wong , and K.-Y. Chao , \" On process-aware 1-D standard cell design ,\" in ASPDAC , 2010 , pp. 838 -- 842 . H. Zhang, M. D. F. Wong, and K.-Y. Chao, \"On process-aware 1-D standard cell design,\" in ASPDAC, 2010, pp. 838--842.","journal-title":"ASPDAC"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226454"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2292514"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560530"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(79)90002-4"},{"key":"e_1_3_2_1_22_1","volume-title":"Network Flows: Theory, Algorithms, and Applications","author":"Ahuja R. K.","year":"2005","unstructured":"R. K. Ahuja , T. L. Magnanti , and J. B. Orlin , Network Flows: Theory, Algorithms, and Applications . Prentice Hall\/Pearson , 2005 . R. K. Ahuja, T. L. Magnanti, and J. B. Orlin, Network Flows: Theory, Algorithms, and Applications. Prentice Hall\/Pearson, 2005."},{"key":"e_1_3_2_1_23_1","unstructured":"Gurobi Optimization Inc. \"Gurobi optimizer reference manual \" http:\/\/www.gurobi.com 2014.  Gurobi Optimization Inc. \"Gurobi optimizer reference manual \" http:\/\/www.gurobi.com 2014."},{"key":"e_1_3_2_1_24_1","unstructured":"\"NanGate FreePDK45 Generic Open Cell Library \" http:\/\/www.si2.org\/openeda.si2.org\/projects\/nangatelib.  \"NanGate FreePDK45 Generic Open Cell Library \" http:\/\/www.si2.org\/openeda.si2.org\/projects\/nangatelib."}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742084","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742084"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":24,"alternative-id":["10.1145\/2742060.2742084","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742084","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}