{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:43Z","timestamp":1750306663079,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006445","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1064976"],"award-info":[{"award-number":["CCF-1064976"]}],"id":[{"id":"10.13039\/100006445","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742087","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"179-184","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["MSCS"],"prefix":"10.1145","author":[{"suffix":"Jr.","given":"Donald","family":"Kline","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]},{"given":"Kai","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]},{"given":"Alex K.","family":"Jones","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"volume-title":"TILE-Gx Processor Family. ONLINE.\" http:\/\/www.tilera.com\/products\/processors\/TILE-Gx_Family","year":"2014","key":"e_1_3_2_1_1_1","unstructured":"\"Tilera. TILE-Gx Processor Family. ONLINE.\" http:\/\/www.tilera.com\/products\/processors\/TILE-Gx_Family , 2014 . {Accessed: December 1, 2014.} \"Tilera. TILE-Gx Processor Family. ONLINE.\" http:\/\/www.tilera.com\/products\/processors\/TILE-Gx_Family, 2014. {Accessed: December 1, 2014.}"},{"volume-title":"December 1","year":"2014","key":"e_1_3_2_1_2_1","unstructured":"\"Intel Xeon Phi\" Coprocessors. ONLINE.\" http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-phi-coprocessor-overview.html, 2014. {Accessed : December 1 , 2014 .} \"Intel Xeon Phi\" Coprocessors. ONLINE.\" http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-phi-coprocessor-overview.html, 2014. {Accessed: December 1, 2014.}"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1255456.1255460"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485371"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118348"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654062"},{"key":"e_1_3_2_1_7_1","first-page":"403","volume-title":"NoC frequency scaling with flexible-pipeline routers,\" Low Power Electronics and Design (ISLPED) 2011 International Symposium on","author":"Zhou P.","year":"2011","unstructured":"P. Zhou , J. Yin , A. Zhai , and S. Sapatnekar , \" NoC frequency scaling with flexible-pipeline routers,\" Low Power Electronics and Design (ISLPED) 2011 International Symposium on , pp. 403 -- 408 , Aug 2011 . P. Zhou, J. Yin, A. Zhai, and S. Sapatnekar, \"NoC frequency scaling with flexible-pipeline routers,\" Low Power Electronics and Design (ISLPED) 2011 International Symposium on, pp. 403--408, Aug 2011."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.2"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2009.15"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.279"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488778"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.9"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146950"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742087","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742087"}},"subtitle":["Multi-hop Segmented Circuit Switching"],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":17,"alternative-id":["10.1145\/2742060.2742087","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742087","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}