{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:47Z","timestamp":1763468267842,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1319095 , CNS-1319495 , CNS-1301924"],"award-info":[{"award-number":["CNS-1319095 , CNS-1319495 , CNS-1301924"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742090","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"9-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Playing with Fire"],"prefix":"10.1145","author":[{"given":"Dimitra","family":"Papagiannopoulou","sequence":"first","affiliation":[{"name":"Brown University, Providence, RI, USA"}]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"given":"Tali","family":"Moreshet","sequence":"additional","affiliation":[{"name":"Boston University, Boston, MA, USA"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"given":"Maurice","family":"Herlihy","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI, USA"}]},{"given":"Iris","family":"Bahar","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299064"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.177"},{"issue":"1","key":"e_1_3_2_1_4_1","first-page":"194","article-title":"A 45nm resilient microprocessor core for dynamic variation tolerance","volume":"46","author":"Bowman K.","year":"2011","unstructured":"K. Bowman , , A 45nm resilient microprocessor core for dynamic variation tolerance . JSSC , 46 ( 1 ): 194 -- 208 , Jan 2011 . K. Bowman, et al., A 45nm resilient microprocessor core for dynamic variation tolerance. JSSC, 46(1):194--208, Jan 2011.","journal-title":"JSSC"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"issue":"1","key":"e_1_3_2_1_6_1","first-page":"184","article-title":"Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor","volume":"46","author":"Dighe S.","year":"2011","unstructured":"S. Dighe , , Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor . JSSC , 46 ( 1 ): 184 -- 193 , Jan 2011 . S. Dighe, et al., Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor. JSSC, 46(1):184--193, Jan 2011.","journal-title":"JSSC"},{"key":"e_1_3_2_1_7_1","first-page":"7","volume-title":"MICRO","author":"Ernst D.","unstructured":"D. Ernst , : A low-power pipeline based on circuit-level timing speculation . MICRO , p. 7 --, 2003. D. Ernst, et al., Razor: A low-power pipeline based on circuit-level timing speculation. MICRO, p. 7--, 2003."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039380"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231039"},{"key":"e_1_3_2_1_10_1","unstructured":"Kalray. MPPA 256 - Programmable Manycore Processor. www.kalray.eu\/products\/mppa-manycore\/mppa-256\/.  Kalray. MPPA 256 - Programmable Manycore Processor. www.kalray.eu\/products\/mppa-manycore\/mppa-256\/."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596694"},{"key":"e_1_3_2_1_12_1","first-page":"1560","volume-title":"DATE","author":"Leem L.","year":"2010","unstructured":"L. Leem , : Error resilient system architecture for probabilistic applications . DATE , p. 1560 -- 1565 , 2010 . L. Leem, et al., ERSA: Error resilient system architecture for probabilistic applications. DATE, p. 1560--1565, 2010."},{"key":"e_1_3_2_1_13_1","volume-title":"JETCAS","author":"Meinerzhagen P.","year":"2011","unstructured":"P. Meinerzhagen , Benchmarking of Standard-Cell Based Memories in the Sub-Domain in 65-nm CMOS Technology . JETCAS , 2011 . P. Meinerzhagen, et al., Benchmarking of Standard-Cell Based Memories in the Sub-Domain in 65-nm CMOS Technology. JETCAS, 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"e_1_3_2_1_15_1","volume-title":"SELSE","author":"Narayanan S.","year":"2009","unstructured":"S. Narayanan , , Testing the critical operating point (COP) hypothesis using FPGA emulation of timing errors in over-scaled soft-processors . SELSE , 2009 . S. Narayanan, et al., Testing the critical operating point (COP) hypothesis using FPGA emulation of timing errors in over-scaled soft-processors. SELSE, 2009."},{"key":"e_1_3_2_1_16_1","first-page":"99","volume-title":"SAMOS","author":"Papagiannopoulou D.","year":"2014","unstructured":"D. Papagiannopoulou , , Speculative synchronization for coherence-free embedded NUMA architectures . SAMOS , p. 99 -- 106 , July 2014 . D. Papagiannopoulou, et al., Speculative synchronization for coherence-free embedded NUMA architectures. SAMOS, p. 99--106, July 2014."},{"key":"e_1_3_2_1_17_1","volume-title":"CMOS process variations: A critical operation point hypothesis. web.stanford.edu\/class\/ee380\/Abstracts\/080402-jhpatel.pdf","author":"Patel J.","year":"2008","unstructured":"J. Patel . CMOS process variations: A critical operation point hypothesis. web.stanford.edu\/class\/ee380\/Abstracts\/080402-jhpatel.pdf , 2008 . J. Patel. CMOS process variations: A critical operation point hypothesis. web.stanford.edu\/class\/ee380\/Abstracts\/080402-jhpatel.pdf, 2008."},{"issue":"2","key":"e_1_3_2_1_19_1","first-page":"216","article-title":"Improving resilience to timing errors by exposing variability effects to software in tightly-coupled processor clusters","volume":"4","author":"Rahimi A.","year":"2014","unstructured":"A. Rahimi , , Improving resilience to timing errors by exposing variability effects to software in tightly-coupled processor clusters . JETCAS , 4 ( 2 ): 216 -- 229 , 2014 . A. Rahimi, et al., Improving resilience to timing errors by exposing variability effects to software in tightly-coupled processor clusters. JETCAS, 4(2):216--229, 2014.","journal-title":"JETCAS"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2718693.2718694"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2014.61"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482773"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742090","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742090"}},"subtitle":["Transactional Memory Revisited for Error-Resilient and Energy-Efficient MPSoC Execution"],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":21,"alternative-id":["10.1145\/2742060.2742090","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742090","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}